Alternatives and similar repositories for pyrenode3

Users that are interested in pyrenode3 are comparing it to the libraries listed below

• renode / renode-infrastructure
  ☆107Updated this week
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆46Updated this week
• antmicro / meta-antmicro
  ☆19Updated last week
• pulp-platform / clic
  RISC-V fast interrupt controller
  ☆29Updated 3 weeks ago
• antmicro / renode-test-action
  GitHub Action allowing to run tests in the Renode framework
  ☆20Updated 2 weeks ago
• antmicro / kenning
  ☆84Updated 2 weeks ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆144Updated 8 months ago
• embench / embench-iot
  The main Embench repository
  ☆298Updated last year
• antmicro / warp-pipe
  ☆16Updated last year
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆415Updated 11 months ago
• riscv-software-src / riscv-unified-db
  Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools
  ☆120Updated last week
• stnolting / fpga_puf
  Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
  ☆136Updated 3 years ago
• Linaro / OpenCSD
  CoreSight trace stream decoder developed openly
  ☆176Updated last month
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆86Updated last week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆337Updated this week
• newhouseb / onebitbt
  Bluetooth PHY based on one-bit input and output
  ☆236Updated 4 years ago
• antmicro / dts2repl
  ☆25Updated 2 weeks ago
• chipsalliance / Caliptra
  Caliptra IP and firmware for integrated Root of Trust block
  ☆358Updated this week
• riscv / meta-riscv
  OpenEmbedded/Yocto layer for RISC-V Architecture
  ☆409Updated this week
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆271Updated last month
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆248Updated last year
• wavedrom / bitfield
  bit field diagram renderer
  ☆383Updated last year
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆115Updated 3 months ago
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆137Updated last year
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆112Updated last year
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆115Updated 4 months ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆120Updated last week
• polarfire-soc / polarfire-soc-bare-metal-examples
  Bare metal example software projects for PolarFire SoC
  ☆40Updated 4 months ago
• devicetree-org / lopper
  ☆48Updated this week
• antmicro / fastvdma
  Antmicro's fast, vendor-neutral DMA IP in Chisel
  ☆127Updated 7 months ago