Alternatives and similar repositories for pyrenode3

Users that are interested in pyrenode3 are comparing it to the libraries listed below

• renode / renode-infrastructure
  ☆104Updated last week
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆46Updated 2 weeks ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆113Updated 2 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆143Updated 7 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆413Updated 10 months ago
• stnolting / fpga_puf
  Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
  ☆135Updated 3 years ago
• pulp-platform / clic
  RISC-V fast interrupt controller
  ☆29Updated this week
• newhouseb / onebitbt
  Bluetooth PHY based on one-bit input and output
  ☆235Updated 4 years ago
• antmicro / kenning
  ☆83Updated this week
• embench / embench-iot
  The main Embench repository
  ☆297Updated last year
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆270Updated 2 weeks ago
• antmicro / meta-antmicro
  ☆19Updated 3 weeks ago
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆111Updated last year
• chipsalliance / Caliptra
  Caliptra IP and firmware for integrated Root of Trust block
  ☆349Updated this week
• Xilinx / bootgen
  bootgen source code
  ☆50Updated this week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆442Updated this week
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆116Updated this week
• stnolting / riscv-gcc-prebuilt
  📦 Prebuilt RISC-V GCC toolchains for x64 Linux.
  ☆107Updated 9 months ago
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆114Updated 4 months ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆226Updated 2 years ago
• riscv-software-src / riscv-unified-db
  Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools
  ☆117Updated this week
• antmicro / dts2repl
  ☆25Updated this week
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆205Updated 2 months ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆246Updated last year
• Linaro / OpenCSD
  CoreSight trace stream decoder developed openly
  ☆176Updated last month
• riscv / meta-riscv
  OpenEmbedded/Yocto layer for RISC-V Architecture
  ☆409Updated last week
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆86Updated last week
• litex-hub / litex-boards
  LiteX boards files
  ☆445Updated last week
• polarfire-soc / polarfire-soc-bare-metal-examples
  Bare metal example software projects for PolarFire SoC
  ☆40Updated 3 months ago
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆236Updated 3 years ago