Alternatives and similar repositories for pyrenode3

Users that are interested in pyrenode3 are comparing it to the libraries listed below

• renode / renode-infrastructure
  ☆110Updated last week
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆46Updated last month
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆308Updated 3 weeks ago
• embench / embench-iot
  The main Embench repository
  ☆300Updated last year
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆112Updated last year
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆128Updated last week
• raulgotor / linkerscope
  Create memory map diagrams directly from linker map files
  ☆231Updated last year
• antmicro / warp-pipe
  ☆16Updated last year
• chipsalliance / Caliptra
  Caliptra IP and firmware for integrated Root of Trust block
  ☆375Updated this week
• antmicro / kenning
  ☆87Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆423Updated last year
• Linaro / OpenCSD
  CoreSight trace stream decoder developed openly
  ☆176Updated 3 months ago
• pulp-platform / clic
  RISC-V fast interrupt controller
  ☆29Updated 2 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆146Updated last week
• mageec / beebs
  A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions
  ☆71Updated 2 years ago
• stnolting / fpga_puf
  Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
  ☆138Updated 3 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆253Updated last year
• riscv-software-src / riscv-unified-db
  Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools
  ☆142Updated last week
• chaseruskin / orbit
  Package manager and build system for VHDL, Verilog, and SystemVerilog
  ☆60Updated this week
• wavedrom / vcdrom
  VCD viewer
  ☆100Updated 5 months ago
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆117Updated 6 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆484Updated this week
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆268Updated this week
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆213Updated 2 months ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆119Updated 5 months ago
• antmicro / rowhammer-tester
  ☆73Updated 2 weeks ago
• kuznia-rdzeni / coreblocks
  RISC-V out-of-order core for education and research purposes
  ☆81Updated last week
• stnolting / riscv-gcc-prebuilt
  📦 Prebuilt RISC-V GCC toolchains for x64 Linux.
  ☆107Updated 11 months ago
• riscv / meta-riscv
  OpenEmbedded/Yocto layer for RISC-V Architecture
  ☆420Updated this week
• antmicro / dts2repl
  ☆25Updated this week