Alternatives and similar repositories for pyrenode3

Users that are interested in pyrenode3 are comparing it to the libraries listed below

• renode / renode-infrastructure
  ☆110Updated this week
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆46Updated last month
• pulp-platform / clic
  RISC-V fast interrupt controller
  ☆29Updated 2 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆147Updated 2 weeks ago
• chipsalliance / Caliptra
  Caliptra IP and firmware for integrated Root of Trust block
  ☆376Updated last week
• antmicro / kenning
  ☆87Updated last week
• riscv / riscv-unified-db
  Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools
  ☆149Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆424Updated last year
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆127Updated last week
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆158Updated last month
• litex-hub / litex-boards
  LiteX boards files
  ☆462Updated last week
• riscv / meta-riscv
  OpenEmbedded/Yocto layer for RISC-V Architecture
  ☆423Updated this week
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆112Updated last year
• antmicro / meta-antmicro
  ☆21Updated 3 weeks ago
• stnolting / riscv-gcc-prebuilt
  📦 Prebuilt RISC-V GCC toolchains for x64 Linux.
  ☆107Updated 11 months ago
• antmicro / warp-pipe
  ☆16Updated last year
• embench / embench-iot
  The main Embench repository
  ☆301Updated last year
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆308Updated last month
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆117Updated 6 months ago
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆88Updated this week
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆276Updated this week
• riscv-software-src / librpmi
  Reference implementation of RPMI specification as a library.
  ☆13Updated last month
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆119Updated 5 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆483Updated this week
• wavedrom / vcdrom
  VCD viewer
  ☆101Updated 5 months ago
• mageec / beebs
  A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions
  ☆71Updated 2 years ago
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆214Updated 2 months ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆324Updated 11 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆344Updated this week
• ZipCPU / sdspi
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆354Updated 3 months ago