Alternatives and similar repositories for spike-vp

Users that are interested in spike-vp are comparing it to the libraries listed below

• janweinstock / or1kmvp
  An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
  ☆15Updated 10 months ago
• s094392 / riscv-bare-metal
  A RISC-V bare metal example
  ☆54Updated 3 years ago
• luizinhosuraty / pciemu
  PCIe Device Emulation in QEMU
  ☆88Updated 2 years ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆34Updated last month
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆145Updated this week
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆44Updated 2 months ago
• riscvarchive / riscv-CMOs
  ☆89Updated 5 months ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆79Updated last month
• edgarigl / qemu-etrace
  Qemu Etrace
  ☆15Updated last year
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated this week
• Xilinx / qemu-devicetrees
  Device trees used by QEMU to describe the hardware
  ☆56Updated last month
• nvdla / qbox
  NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)
  ☆30Updated 7 years ago
• quic / qbox
  Qbox
  ☆83Updated this week
• edgarigl / tlmu
  TLMu - Transaction Level eMulator
  ☆36Updated 11 years ago
• riscv / riscv-aia
  ☆99Updated 2 weeks ago
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆79Updated 3 months ago
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆61Updated 3 years ago
• zero-day-labs / riscv-iommu
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆110Updated 4 months ago
• bao-project / bao-helloworld
  ☆12Updated 2 months ago
• larkmjc / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆127Updated 2 years ago
• zenonxiu81 / arm_system_register_parser
  A python parser for decoding arm aarch32 and aarch64 system registers
  ☆23Updated 2 years ago
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆23Updated 2 years ago
• ppeetteerrs / gem5-RISC-V-FS-Linux
  Repository containing the guide and code for booting RISC-V full system linux using gem5.
  ☆56Updated 4 years ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆146Updated this week
• riscvarchive / riscv-aclint
  ☆42Updated 4 years ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆150Updated 3 years ago
• zero-day-labs / riscv-aia
  AIA IP compliant with the RISC-V AIA spec
  ☆46Updated last year
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆47Updated 3 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆64Updated 2 weeks ago
• riscv-software-src / librpmi
  Reference implementation of RPMI specification as a library.
  ☆13Updated last month