Alternatives and similar repositories for spike-vp

Users that are interested in spike-vp are comparing it to the libraries listed below

• janweinstock / or1kmvp
  An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
  ☆15Updated 7 months ago
• quic / qbox
  Qbox
  ☆70Updated this week
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆143Updated 2 months ago
• s094392 / riscv-bare-metal
  A RISC-V bare metal example
  ☆52Updated 3 years ago
• luizinhosuraty / pciemu
  PCIe Device Emulation in QEMU
  ☆83Updated 2 years ago
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆60Updated 3 years ago
• riscvarchive / riscv-CMOs
  ☆89Updated 2 months ago
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆79Updated last month
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆33Updated this week
• RinHizakura / riscv-emulator
  A project for learning RISC-V architecture purpose
  ☆25Updated 2 years ago
• bao-project / bao-helloworld
  ☆12Updated 2 months ago
• petrpavlu / valgrind-riscv64
  Valgrind with support for the RISCV64/Linux platform.
  ☆68Updated last year
• yutongshen / RISC-V-Emulator
  ☆32Updated 9 months ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆42Updated last year
• nvdla / qbox
  NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)
  ☆26Updated 7 years ago
• agra-uni-bremen / symex-vp
  A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
  ☆26Updated 2 years ago
• Xilinx / qemu-devicetrees
  Device trees used by QEMU to describe the hardware
  ☆53Updated 2 weeks ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆162Updated 3 years ago
• vherdt / riscv-vp
  RISC-V Virtual Prototype
  ☆44Updated 4 years ago
• zero-day-labs / riscv-aia
  AIA IP compliant with the RISC-V AIA spec
  ☆45Updated 9 months ago
• ppeetteerrs / gem5-RISC-V-FS-Linux
  Repository containing the guide and code for booting RISC-V full system linux using gem5.
  ☆55Updated 4 years ago
• edgarigl / tlmu
  TLMu - Transaction Level eMulator
  ☆36Updated 10 years ago
• tacle / tacle-bench
  TACLe Benchmarks
  ☆54Updated 3 weeks ago
• andestech / riscv-llvm
  ☆14Updated 8 years ago
• zero-day-labs / riscv-iommu
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆106Updated last month
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆23Updated last year
• hsufit / RISCV-SIM
  A risc-v simulator based on SystrmC
  ☆14Updated 3 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆64Updated last week
• riscv / riscv-aia
  ☆96Updated 2 months ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆150Updated this week