Alternatives and similar repositories for spike-vp

Users that are interested in spike-vp are comparing it to the libraries listed below

• s094392 / riscv-bare-metal
  A RISC-V bare metal example
  ☆52Updated 3 years ago
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆143Updated 2 weeks ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆34Updated this week
• janweinstock / or1kmvp
  An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
  ☆15Updated 8 months ago
• luizinhosuraty / pciemu
  PCIe Device Emulation in QEMU
  ☆85Updated 2 years ago
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆60Updated 3 years ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆42Updated 2 weeks ago
• quic / qbox
  Qbox
  ☆73Updated last week
• grandemk / qemu_devices
  PCI device for qemu with mmio, pio, dma
  ☆76Updated 9 years ago
• edgarigl / qemu-etrace
  Qemu Etrace
  ☆15Updated last year
• edgarigl / tlmu
  TLMu - Transaction Level eMulator
  ☆36Updated 11 years ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆93Updated last week
• RinHizakura / riscv-emulator
  A project for learning RISC-V architecture purpose
  ☆25Updated 2 years ago
• intel / device-modeling-language
  ☆104Updated this week
• bao-project / bao-helloworld
  ☆12Updated 3 weeks ago
• nvdla / qbox
  NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)
  ☆27Updated 7 years ago
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆79Updated last month
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆64Updated last week
• Linaro / OpenCSD
  CoreSight trace stream decoder developed openly
  ☆176Updated last month
• Xilinx / qemu-devicetrees
  Device trees used by QEMU to describe the hardware
  ☆56Updated 3 weeks ago
• agra-uni-bremen / symex-vp
  A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
  ☆26Updated 2 years ago
• comsec-group / encarsia
  ☆26Updated 8 months ago
• manishrma / nvme-qemu
  A detailed guide for setting up NVMeOF in qemu, debugging using gdb and tracing packets via wireshark
  ☆41Updated 7 years ago
• ppeetteerrs / gem5-RISC-V-FS-Linux
  Repository containing the guide and code for booting RISC-V full system linux using gem5.
  ☆56Updated 4 years ago
• sonicyang / KML
  Kernel-Mode-Linux
  ☆24Updated 3 years ago
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆128Updated 2 years ago
• riscvarchive / riscv-CMOs
  ☆89Updated 3 months ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆162Updated 3 years ago
• josecm / rocket-chip
  Rocket Chip Generator
  ☆13Updated 4 years ago
• sysprog21 / ca2023-lab3
  Lab3: Construct a single-cycle CPU with Chisel
  ☆18Updated 2 years ago