Alternatives and similar repositories for spike-vp

Users that are interested in spike-vp are comparing it to the libraries listed below

• janweinstock / or1kmvp
  An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
  ☆13Updated 4 months ago
• s094392 / riscv-bare-metal
  A RISC-V bare metal example
  ☆49Updated 3 years ago
• luizinhosuraty / pciemu
  PCIe Device Emulation in QEMU
  ☆69Updated 2 years ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated 2 weeks ago
• bao-project / bao-helloworld
  ☆12Updated 2 months ago
• RinHizakura / riscv-emulator
  A project for learning RISC-V architecture purpose
  ☆25Updated last year
• intel / device-modeling-language
  ☆102Updated last week
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆40Updated last year
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆140Updated last week
• edgarigl / tlmu
  TLMu - Transaction Level eMulator
  ☆35Updated 10 years ago
• kvm-riscv / linux
  Linux KVM RISC-V repo
  ☆58Updated 2 weeks ago
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆59Updated 3 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆59Updated this week
• riscvarchive / riscv-edk2-platforms
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆18Updated 3 years ago
• riscv-admin / riscv-ovpsim
  ☆62Updated 4 years ago
• quic / qbox
  Qbox
  ☆58Updated last week
• zero-day-labs / riscv-iommu
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆101Updated last week
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆86Updated last year
• petrpavlu / valgrind-riscv64
  Valgrind with support for the RISCV64/Linux platform.
  ☆69Updated 11 months ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆155Updated 3 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆77Updated 2 weeks ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆126Updated last week
• nvdla / qbox
  NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)
  ☆24Updated 6 years ago
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆76Updated 2 weeks ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆91Updated 2 weeks ago
• bristot / rtsl
  a theoretically sound real-time scheduling latency measurement tool
  ☆33Updated 3 years ago
• Xilinx / qemu-devicetrees
  Device trees used by QEMU to describe the hardware
  ☆52Updated this week
• riscv / riscv-CMOs
  ☆89Updated 3 years ago
• yutongshen / RISC-V-Emulator
  ☆31Updated 6 months ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆152Updated this week