amaranth-farm / amgenLinks
command line tool for frequent amaranth HDL tasks (generate sources, show design)
☆15Updated 3 years ago
Alternatives and similar repositories for amgen
Users that are interested in amgen are comparing it to the libraries listed below
Sorting:
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆93Updated 10 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 7 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆43Updated last month
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated this week
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- DSP Blocks for the nMigen (Python) Toolbox☆11Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆15Updated 4 months ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆15Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 6 months ago
- a USB2 highspeed device core, written in amaranth HDL☆49Updated 10 months ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 10 months ago
- My pergola FPGA projects☆30Updated 4 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- ☆12Updated 4 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆21Updated 3 years ago
- ☆20Updated 4 years ago
- ☆44Updated 4 months ago
- Use ECP5 JTAG port to interact with user design☆30Updated 3 years ago
- Projects published on controlpaths.com and hackster.io☆41Updated 2 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- ☆41Updated 2 years ago