Alternatives and similar repositories for playground:

Users that are interested in playground are comparing it to the libraries listed below

• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆28Updated 4 months ago
• amaranth-lang / rfcs
  RFCs for changes to the Amaranth language and standard components
  ☆18Updated 5 months ago
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆36Updated last week
• amaranth-lang / rtl-debugger
  VS Code based debugger for hardware designs in Amaranth or Verilog
  ☆35Updated 2 months ago
• whitequark / thunderscope-rs
  ☆13Updated 5 months ago
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆39Updated 2 years ago
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆26Updated last week
• lethalbit / discretize
  A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad
  ☆11Updated last year
• YosysHQ / prjtrellis-db
  Project Trellis database
  ☆13Updated last year
• stefanpie / sa-placer
  ☆14Updated 11 months ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆32Updated 3 years ago
• sparrowgrine / prjtritium
  ☆22Updated 2 years ago
• butterstick-fpga / butterstick-bootloader
  LiteX project for the ButterStick bootloader
  ☆13Updated last year
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated 2 weeks ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆59Updated 5 years ago
• regymm / GenZ
  The open-source Zynq 7000 BSP generator
  ☆23Updated last month
• cbiffle / hapenny
  Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000
  ☆16Updated last year
• the6p4c / catgirltogds
  converts catgirls to gds files
  ☆15Updated 3 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated 2 years ago
• mattvenn / vga_clock_pcb
  Open source hardware down to the chip level!
  ☆30Updated 3 years ago
• Wren6991 / Hazard2
  Smol 2-stage RISC-V processor in nMigen
  ☆26Updated 3 years ago
• gatecat / subprime
  ☆16Updated 3 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆47Updated last month
• fallen / SucreLA
  Open source Logic Analyzer based on LiteX SoC
  ☆24Updated 2 months ago
• xobs / spibone
  Wishbone bridge over SPI
  ☆11Updated 5 years ago
• Wren6991 / TwoWireDebug
  Yet Another Debug Transport
  ☆20Updated 2 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆69Updated this week
• m-labs / microscope
  Finding the bacteria in rotting FPGA designs.
  ☆13Updated 4 years ago
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆23Updated last year