Alternatives and similar repositories for playground:

Users that are interested in playground are comparing it to the libraries listed below

• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆28Updated 6 months ago
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆43Updated last week
• amaranth-lang / rfcs
  RFCs for changes to the Amaranth language and standard components
  ☆18Updated 7 months ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated 3 weeks ago
• amaranth-lang / rtl-debugger
  VS Code based debugger for hardware designs in Amaranth or Verilog
  ☆38Updated 4 months ago
• YosysHQ / prjtrellis-db
  Project Trellis database
  ☆13Updated last year
• whitequark / thunderscope-rs
  ☆13Updated 7 months ago
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆26Updated last week
• jevinskie / liteluna
  LiteX LUNA USB stack integration
  ☆14Updated 2 years ago
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆39Updated 2 years ago
• openXC7 / openXC7-snap
  snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support
  ☆28Updated 9 months ago
• regymm / GenZ
  The open-source Zynq 7000 BSP generator for openXC7
  ☆30Updated 3 months ago
• xobs / spibone
  Wishbone bridge over SPI
  ☆11Updated 5 years ago
• fallen / SucreLA
  Open source Logic Analyzer based on LiteX SoC
  ☆25Updated last week
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆32Updated 3 years ago
• bad-alloc-heavy-industries / dragonBoot
  A small but extremely fast safe USB DFU bootloader for both microcontroller and FPGA
  ☆12Updated 3 months ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆70Updated this week
• whitequark / Yumewatari
  妖刀夢渡
  ☆59Updated 6 years ago
• the6p4c / catgirltogds
  converts catgirls to gds files
  ☆15Updated 3 years ago
• Wren6991 / Hazard2
  Smol 2-stage RISC-V processor in nMigen
  ☆26Updated 3 years ago
• enjoy-digital / litex_rp2040_pmod_test
  Test of a RP2040 PMOD attached to a LiteX SoC.
  ☆25Updated last year
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆41Updated 3 months ago
• bieganski / mtkcpu
  RISC-V CPU implementation in Amaranth HDL (aka nMigen)
  ☆29Updated 7 months ago
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆37Updated 3 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated last week
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆38Updated last year
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆48Updated 3 months ago
• sparrowgrine / prjtritium
  ☆22Updated 3 years ago
• RobertBaruch / amaranth-tutorial
  ☆40Updated 2 years ago
• cbiffle / hapenny
  Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000
  ☆16Updated last year