amaranth-lang / playgroundLinks
Playground for experimenting with and sharing short Amaranth programs on the web
☆16Updated this week
Alternatives and similar repositories for playground
Users that are interested in playground are comparing it to the libraries listed below
Sorting:
- An FPGA reverse engineering and documentation project☆58Updated this week
- Industry standard I/O for Amaranth HDL☆30Updated last year
- RFCs for changes to the Amaranth language and standard components☆18Updated this week
- Another size-optimized RISC-V CPU for your consideration.☆57Updated 3 weeks ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆28Updated this week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 10 months ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- 妖刀夢渡☆63Updated 6 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- Open source hardware down to the chip level!☆30Updated 4 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆13Updated last year
- Exploring gate level simulation☆58Updated 6 months ago
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- Betrusted embedded controller (UP5K)☆48Updated last year
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago
- Project Trellis database☆13Updated last month
- Unofficial Yosys WebAssembly packages☆73Updated this week
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- ☆63Updated 5 years ago
- Open source Logic Analyzer based on LiteX SoC☆26Updated 6 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated 11 months ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Homebrew formulae for building FPGA bitstreams with open-source tools.☆57Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- The open-source Zynq 7000 BSP generator for openXC7☆45Updated 9 months ago
- ☆43Updated 2 years ago
- ☆16Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated 4 months ago