☆50Feb 26, 2023Updated 3 years ago
Alternatives and similar repositories for amaranth-tutorial
Users that are interested in amaranth-tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆28Aug 8, 2024Updated 2 years ago
- Example code for Blackice MX board written in nmigen☆12Jun 1, 2022Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated 2 years ago
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 5 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆119Jul 20, 2024Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆104May 23, 2026Updated 5 months ago
- RFCs for changes to the Amaranth language and standard components☆18May 3, 2026Updated 5 months ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- A modern hardware definition language and toolchain based on Python☆2,119Sep 18, 2026Updated last month
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Jun 20, 2022Updated 4 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Board definitions for Amaranth HDL☆131Aug 13, 2026Updated 2 months ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated 2 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆19Dec 24, 2020Updated 5 years ago
- Bootloader for Fomu☆39Nov 29, 2021Updated 4 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Wide Bandwidth low noise amplifier 20Hz-20MHz 20/40dB☆11Oct 16, 2019Updated 7 years ago
- A tutorial for using nmigen☆314Mar 17, 2021Updated 5 years ago
- ☆45Mar 12, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 6 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- EVEREST: e-Versatile Research Stick for peoples☆37Apr 12, 2023Updated 3 years ago
- Primary GIT Repository for the Zephyr Project☆41Feb 12, 2020Updated 6 years ago
- ☆118Jan 22, 2023Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆32Jan 27, 2026Updated 9 months ago
- ECP5 FPGA in an "S7 Mini" form factor☆93Aug 13, 2021Updated 5 years ago
- High-power, wide-bandwidth RF amplifier☆12Feb 26, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 10 years ago
- a derivative of Lar's Arduino GPSDO☆12Jun 5, 2026Updated 4 months ago
- Files and documentation for Pico-Dirty-Blaster Workshop☆20Jun 21, 2025Updated last year
- A plugin for Ghidra for automatic analysis of the binding of individual registers and their layouts.☆17Dec 18, 2025Updated 10 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆42Jan 11, 2026Updated 9 months ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆17Apr 7, 2023Updated 3 years ago