trondd / oc-i2cLinks
I2C controller core from Opencores.org
☆27Updated 14 years ago
Alternatives and similar repositories for oc-i2c
Users that are interested in oc-i2c are comparing it to the libraries listed below
Sorting:
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- UART -> AXI Bridge☆70Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆64Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- I2C controller core☆49Updated 3 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- UART 16550 core☆38Updated 11 years ago
- Generic FIFO implementation with optional FWFT☆61Updated 5 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 months ago
- Verilog SPI master and slave☆62Updated 10 years ago
- Verilog Ethernet components for FPGA implementation☆22Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Updated 2 years ago
- Ethernet 10GE MAC☆46Updated 11 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆31Updated 3 years ago
- USB 2.0 Device IP Core☆74Updated 8 years ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆79Updated 3 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 7 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Updated 6 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- RTL Verilog library for various DSP modules☆94Updated 3 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- UART models for cocotb☆33Updated 5 months ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- ☆80Updated 3 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Updated last month