trondd / oc-i2cLinks
I2C controller core from Opencores.org
☆26Updated 14 years ago
Alternatives and similar repositories for oc-i2c
Users that are interested in oc-i2c are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- I2C controller core☆47Updated 3 years ago
- UART -> AXI Bridge☆69Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆81Updated 3 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 3 years ago
- Verilog SPI master and slave☆62Updated 10 years ago
- Verilog Ethernet components for FPGA implementation☆21Updated 2 years ago
- UART 16550 core☆38Updated 11 years ago
- Generic FIFO implementation with optional FWFT☆61Updated 5 years ago
- ☆28Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆95Updated 3 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- USB 2.0 Device IP Core☆73Updated 8 years ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- ☆33Updated 6 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- spi memory controller☆22Updated 9 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆74Updated 5 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- USB -> AXI Debug Bridge☆41Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Updated 7 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- SDRAM controller with AXI4 interface☆100Updated 6 years ago