trondd / oc-i2cLinks
I2C controller core from Opencores.org
☆25Updated 14 years ago
Alternatives and similar repositories for oc-i2c
Users that are interested in oc-i2c are comparing it to the libraries listed below
Sorting:
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Verilog SPI master and slave☆59Updated 9 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 5 years ago
- I2C controller core☆46Updated 2 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- UART 16550 core☆37Updated 11 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆24Updated 9 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- I2C Master Verilog module☆34Updated 4 months ago
- USB 2.0 Device IP Core☆69Updated 8 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Ethernet 10GE MAC☆46Updated 11 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Updated 10 years ago
- An implementation of the CORDIC algorithm in Verilog.☆101Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆66Updated 4 years ago