Alternatives and similar repositories for r2t2

Users that are interested in r2t2 are comparing it to the libraries listed below

• MJoergen / Avalon

  View on GitHub
  Utilities for Avalon Memory Map
  ☆11Jul 11, 2024Updated last year
• TAPR / OpenHPSDR-Firmware

  View on GitHub
  This is the verilog code for the various FPGA in the OpenHPSDR Radios
  ☆26Mar 1, 2025Updated 11 months ago
• osmocom / sdrangelove

  View on GitHub
  SDR GUI supporting various input hardware; mirror of https://gitea.osmocom.org/sdr/sdrangelove
  ☆12Mar 13, 2018Updated 7 years ago
• marsohod4you / FPGA_FM_transmitter

  View on GitHub
  Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.
  ☆14May 16, 2016Updated 9 years ago
• jhallen / i2cmon

  View on GitHub
  FPGA-based I2C to RS-232 serial converter / bus monitor
  ☆13Jan 29, 2016Updated 10 years ago
• ntpt7921 / Verilog_UDP_TCP

  View on GitHub
  Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.
  ☆13Jan 3, 2022Updated 4 years ago
• ThalesGroup / TMR

  View on GitHub
  Triple Modular Redundancy
  ☆28Sep 4, 2019Updated 6 years ago
• hukenovs / adc_configurator

  View on GitHub
  ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)
  ☆14Aug 29, 2018Updated 7 years ago
• SDRplay / dump1090_sdrplus

  View on GitHub
  Dump1090_sdrplus is a simple Mode S decoder for Software Defined Radio (SDR) devices including RTL SDR, HackRF and Airspy
  ☆16Mar 18, 2016Updated 9 years ago
• Dfinitski / Odyssey_TRX

  View on GitHub
  Odyssey TRX SDR project (old version)
  ☆15Dec 16, 2025Updated last month
• ttrftech / LPC4370SDR-FM

  View on GitHub
  Standalone SDR experiment using multicore MCU - FM version
  ☆17Apr 14, 2018Updated 7 years ago
• paulscherrerinstitute / xvcSupport

  View on GitHub
  ☆18Oct 5, 2020Updated 5 years ago
• k5jae / HamLibSharp

  View on GitHub
  Mono/.NET Binding for the Ham Radio Control Libraries
  ☆15Feb 5, 2017Updated 9 years ago
• vladniculescu / High-Speed-FPGA-based-Data-Acquisition-System-100MSPS

  View on GitHub
  ☆19Oct 11, 2023Updated 2 years ago
• K3TZR / xSDR6000

  View on GitHub
  Mac Client for the FlexRadio (TM) 6000 series software defined radios.
  ☆17Oct 22, 2022Updated 3 years ago
• TonyHoyle / sdrplay

  View on GitHub
  SDRPlay Linux bindings
  ☆17Jan 20, 2016Updated 10 years ago
• zuihouyigemeng / videotalkroom

  View on GitHub
  基于嵌入式Linux的一套可视对讲设备代码，比较底层，写的比较好，里面的lib库是一些图像处理库。et。
  ☆23Sep 16, 2016Updated 9 years ago
• HarmonInstruments / verilog

  View on GitHub
  ☆20Jun 18, 2022Updated 3 years ago
• kc2g-flex-tools / nDAX

  View on GitHub
  Flex 6xxx DAX (digital audio transport) connector to PulseAudio
  ☆25Aug 1, 2025Updated 6 months ago
• pliu6 / vhd2vl

  View on GitHub
  vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.
  ☆26Jan 7, 2016Updated 10 years ago
• zhelnio / ahb_lite_sdram

  View on GitHub
  SDRAM controller for MIPSfpga+ system
  ☆24Oct 30, 2020Updated 5 years ago
• iliasam / SDR_projects

  View on GitHub
  ☆23Mar 16, 2017Updated 8 years ago
• TAPR / OpenHPSDR-PowerSDR

  View on GitHub
  ☆69Nov 10, 2019Updated 6 years ago
• SDRplay / examples

  View on GitHub
  example code
  ☆28Dec 21, 2021Updated 4 years ago
• OH1KK / KiwiSDR-antenna-switch-extension

  View on GitHub
  KiwiSDR antenna switch extension
  ☆29Feb 22, 2024Updated last year
• tzneal / ham-go

  View on GitHub
  Amateur radio related code written in go
  ☆31Oct 25, 2023Updated 2 years ago
• takeshineshiro / fpga_fibre_scan

  View on GitHub
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆29Nov 9, 2015Updated 10 years ago
• muzafferkal / axi-bfm

  View on GitHub
  AXI3 Bus Functional Models (Initiator & Target)
  ☆30Dec 26, 2022Updated 3 years ago
• ObKo / USBCore

  View on GitHub
  USB Full-Speed/Hi-Speed Device Controller core for FPGA
  ☆33Nov 23, 2020Updated 5 years ago
• alexforencich / pin-uart

  View on GitHub
  FPGA board-level debugging and reverse-engineering tool
  ☆39Mar 24, 2023Updated 2 years ago
• g0orx / linhpsdr

  View on GitHub
  Linux HPSDR
  ☆79Oct 6, 2025Updated 4 months ago
• Grootzz / AD9361_TX_1MHz_Baseband_800Hz_IF

  View on GitHub
  A project demonstrate how to config ad9361 to TX mode
  ☆11Dec 9, 2018Updated 7 years ago
• MicrochipTech / fpga-hls-libraries

  View on GitHub
  ☆13Jan 22, 2026Updated 3 weeks ago
• enclustra / GigabitEthernetAppNote

  View on GitHub
  ☆10Jun 26, 2025Updated 7 months ago
• Cvarc-Xtal / DDC-receiver-Tang-Nano-9K

  View on GitHub
  ☆13Apr 14, 2023Updated 2 years ago
• m-labs / jesd204b

  View on GitHub
  JESD204B core for Migen/MiSoC
  ☆35May 5, 2021Updated 4 years ago
• DOUDIU / AXIS-AXI4-AXIS

  View on GitHub
  This project is designed to delay the output of the video stream in AXI-STREAM format.
  ☆12Jul 14, 2024Updated last year
• theSergeyGusev / simple10GbaseR

  View on GitHub
  FPGA Low latency 10GBASE-R PCS
  ☆12May 23, 2023Updated 2 years ago
• ZipCPU / dbgbus

  View on GitHub
  A collection of debugging busses developed and presented at zipcpu.com
  ☆42Jan 18, 2024Updated 2 years ago