Alternatives and similar repositories for cvBench

Users that are interested in cvBench are comparing it to the libraries listed below

• lankas / SqueezeNet
  ☆39Updated 8 years ago
• jingpu / Halide-HLS
  HLS branch of Halide
  ☆76Updated 6 years ago
• Xilinx / gemx
  Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
  ☆64Updated 5 years ago
• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆33Updated 5 years ago
• nbrummel / SIFT-implementation-in-Verilog
  Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations
  ☆39Updated 11 years ago
• StanfordAHA / Halide-to-Hardware_archive
  ☆81Updated 4 months ago
• Xilinx / pyxir
  ☆37Updated 3 years ago
• microideax / T-DLA
  ☆19Updated 5 years ago
• nachiket / papaa-opencl
  OpenCL Labs for PAPAA Summer School 2016 Edition
  ☆46Updated 7 years ago
• Xilinx / finn-base
  Open Source Compiler Framework using ONNX as Frontend and IR
  ☆30Updated 2 years ago
• pulp-platform / pulp-nn
  ☆81Updated last year
• pulp-platform / nemo
  NEural Minimizer for pytOrch
  ☆43Updated 10 months ago
• Xilinx / SDSoC_Examples
  ☆84Updated 4 years ago
• hlslibs / ac_math
  Algorithmic C Math Library
  ☆62Updated 2 weeks ago
• CSL-KU / firesim-nvdla
  FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud
  ☆162Updated 3 years ago
• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆30Updated 2 years ago
• zeasa / nvdla-compiler
  ☆44Updated 5 years ago
• atrifex / CNN-Acceleration
  Implementing CNN code in CUDA and OpenCL to evaluate its performance on NVIDIA GPUs, AMD GPUs, and an FPGA platform.
  ☆53Updated 8 years ago
• THU-DSP-LAB / ventus-gpgpu-doc
  documentation for ventus gpgpu
  ☆16Updated 2 months ago
• max2ma / shiftNet
  ☆14Updated 5 years ago
• plctlab / rvv-benchmark
  PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
  ☆22Updated 4 years ago
• tukl-msd / LSTM-PYNQ
  ☆29Updated 7 years ago
• Xilinx / GO-PYNQ
  Xilinx Contest Kshitij 2019
  ☆19Updated 2 years ago
• slongfield / StereoCensus
  Verilog Implementation of the Census Transform Stereo Vision algorithm
  ☆29Updated 2 years ago
• Xilinx / HLS_arbitrary_Precision_Types
  ☆46Updated last year
• Zaoldyeckk / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
  This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…
  ☆53Updated 6 years ago
• cs217 / cs217.github.io
  Course Webpage for CS 217 Hardware Accelerators for Machine Learning, Stanford University
  ☆97Updated 2 years ago
• hipacc / hipacc-fpga
  Fork of Hipacc generating code for Vivado HLS and Altera OpenCL
  ☆24Updated 6 years ago
• lp6m / ImageDetectionHW2
  HOG + SVM on FPGA
  ☆26Updated 4 years ago
• ravi-teja-mullapudi / Halide-NN
  CNNs in Halide
  ☆23Updated 9 years ago