Alternatives and similar repositories for cvBench

Users that are interested in cvBench are comparing it to the libraries listed below

• jingpu / Halide-HLS
  HLS branch of Halide
  ☆76Updated 6 years ago
• THU-DSP-LAB / ventus-gpgpu-doc
  documentation for ventus gpgpu
  ☆16Updated last month
• lankas / SqueezeNet
  ☆39Updated 8 years ago
• atrifex / CNN-Acceleration
  Implementing CNN code in CUDA and OpenCL to evaluate its performance on NVIDIA GPUs, AMD GPUs, and an FPGA platform.
  ☆54Updated 8 years ago
• Xilinx / gemx
  Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
  ☆64Updated 5 years ago
• Xilinx / pyxir
  ☆37Updated 2 years ago
• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆33Updated 5 years ago
• lukasc-ch / ExtendedBitPlaneCompression
  Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…
  ☆19Updated 5 years ago
• nachiket / papaa-opencl
  OpenCL Labs for PAPAA Summer School 2016 Edition
  ☆46Updated 7 years ago
• zeasa / nvdla-compiler
  ☆44Updated 5 years ago
• StanfordAHA / Halide-to-Hardware_archive
  ☆81Updated 3 months ago
• Zaoldyeckk / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
  This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…
  ☆51Updated 6 years ago
• microideax / T-DLA
  ☆19Updated 5 years ago
• hlslibs / ac_math
  Algorithmic C Math Library
  ☆62Updated 5 months ago
• Xilinx / finn-base
  Open Source Compiler Framework using ONNX as Frontend and IR
  ☆30Updated 2 years ago
• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆30Updated 2 years ago
• pulp-platform / pulp-nn
  ☆81Updated last year
• plctlab / rvv-benchmark
  PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
  ☆22Updated 4 years ago
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆35Updated 4 years ago
• Xilinx / HLS_arbitrary_Precision_Types
  ☆46Updated last year
• maeri-project / MAERI_bsv
  MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)
  ☆65Updated 3 years ago
• ravi-teja-mullapudi / Halide-NN
  CNNs in Halide
  ☆23Updated 9 years ago
• ehw-fit / tf-approximate
  Approximate layers - TensorFlow extension
  ☆27Updated last month
• TUE-EE-ES / HalideAutoGPU
  ☆11Updated 4 years ago
• nbrummel / SIFT-implementation-in-Verilog
  Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations
  ☆39Updated 11 years ago
• cornell-zhang / facedetect-fpga
  ☆46Updated 5 years ago
• max2ma / shiftNet
  ☆14Updated 5 years ago
• CSL-KU / firesim-nvdla
  FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud
  ☆160Updated 3 years ago
• jiaaom / HPDLA
  Systolic-array based Deep Learning Accelerator generator
  ☆24Updated 4 years ago
• awai54st / LUTNet
  ☆57Updated 5 years ago