ISU-RCL / cvBench

Related projects ⓘ

Alternatives and complementary repositories for cvBench

• lankas / SqueezeNet
  ☆39Updated 7 years ago
• Xilinx / gemx
  Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
  ☆63Updated 5 years ago
• jingpu / Halide-HLS
  HLS branch of Halide
  ☆77Updated 6 years ago
• StanfordAHA / Halide-to-Hardware
  ☆78Updated 2 weeks ago
• hipacc / hipacc-fpga
  Fork of Hipacc generating code for Vivado HLS and Altera OpenCL
  ☆24Updated 6 years ago
• microideax / T-DLA
  ☆16Updated 4 years ago
• da-steve101 / binary_connect_cifar
  An implementation of a BinaryConnect network for cifar10
  ☆11Updated 5 years ago
• hlslibs / ac_math
  Algorithmic C Math Library
  ☆58Updated 2 months ago
• nachiket / papaa-opencl
  OpenCL Labs for PAPAA Summer School 2016 Edition
  ☆46Updated 7 years ago
• Xilinx / GO-PYNQ
  Xilinx Contest Kshitij 2019
  ☆19Updated last year
• ucb-bar / hwacha-template
  Template for projects using the Hwacha data-parallel accelerator
  ☆34Updated 4 years ago
• Xilinx / pyxir
  ☆37Updated 2 years ago
• hirayaku / DAC2018-TGIIF
  The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track
  ☆88Updated 6 years ago
• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆26Updated 4 years ago
• Xilinx / SDSoC_Examples
  ☆82Updated 4 years ago
• atrifex / CNN-Acceleration
  Implementing CNN code in CUDA and OpenCL to evaluate its performance on NVIDIA GPUs, AMD GPUs, and an FPGA platform.
  ☆53Updated 7 years ago
• pulp-platform / pulp-nn
  ☆77Updated last year
• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆30Updated last year
• pulp-platform / nemo
  NEural Minimizer for pytOrch
  ☆41Updated 4 months ago
• nbrummel / SIFT-implementation-in-Verilog
  Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations
  ☆37Updated 10 years ago
• max2ma / shiftNet
  ☆13Updated 4 years ago
• awai54st / LUTNet
  ☆56Updated 4 years ago
• Xilinx / finn-base
  Open Source Compiler Framework using ONNX as Frontend and IR
  ☆29Updated 2 years ago
• hipacc / hipacc
  A domain-specific language and compiler for image processing
  ☆76Updated 3 years ago
• Zaoldyeckk / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
  This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…
  ☆51Updated 6 years ago
• ehw-fit / tf-approximate
  Approximate layers - TensorFlow extension
  ☆26Updated 7 months ago
• hlslibs / hls_tutorials
  Tutorials on HLS Design
  ☆49Updated 4 years ago
• arrayfire / xilinx_demos
  OpenCL Demos for Xilinx FPGAs
  ☆31Updated 8 years ago