Alternatives and similar repositories for cvBench

Users that are interested in cvBench are comparing it to the libraries listed below

• jingpu / Halide-HLS
  HLS branch of Halide
  ☆77Updated 7 years ago
• lankas / SqueezeNet
  ☆39Updated 8 years ago
• microideax / T-DLA
  ☆19Updated 5 years ago
• StanfordAHA / Halide-to-Hardware_archive
  ☆81Updated 6 months ago
• nachiket / papaa-opencl
  OpenCL Labs for PAPAA Summer School 2016 Edition
  ☆46Updated 8 years ago
• Xilinx / pyxir
  ☆37Updated 3 years ago
• Xilinx / gemx
  Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
  ☆63Updated 5 years ago
• pulp-platform / pulp-nn
  ☆83Updated last year
• hipacc / hipacc-fpga
  Fork of Hipacc generating code for Vivado HLS and Altera OpenCL
  ☆24Updated 6 years ago
• pulp-platform / nemo
  NEural Minimizer for pytOrch
  ☆43Updated last year
• atrifex / CNN-Acceleration
  Implementing CNN code in CUDA and OpenCL to evaluate its performance on NVIDIA GPUs, AMD GPUs, and an FPGA platform.
  ☆54Updated 8 years ago
• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆34Updated 5 years ago
• cornell-zhang / facedetect-fpga
  ☆44Updated 5 years ago
• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆31Updated 2 years ago
• WeiCheng14159 / bazel-android-opencl
  Run OpenCL program on MOBILE GPU (Qualcomm & ARM) !
  ☆17Updated 7 years ago
• CSL-KU / firesim-nvdla
  FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud
  ☆163Updated 3 years ago
• EECS-NTNU / bismo
  BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
  ☆140Updated 5 years ago
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆37Updated 5 years ago
• da-steve101 / binary_connect_cifar
  An implementation of a BinaryConnect network for cifar10
  ☆11Updated 5 years ago
• Xilinx / finn-base
  Open Source Compiler Framework using ONNX as Frontend and IR
  ☆32Updated 2 years ago
• hipacc / hipacc
  A domain-specific language and compiler for image processing
  ☆76Updated 4 years ago
• dicecco1 / fpga_caffe
  ☆119Updated 7 years ago
• onioncc / iSmartDNN
  Light-weighted neural network inference for object detection on small-scale FPGA board
  ☆91Updated 6 years ago
• pulp-platform / dory
  A tool to deploy Deep Neural Networks on PULP-based SoC's
  ☆82Updated 5 months ago
• slongfield / StereoCensus
  Verilog Implementation of the Census Transform Stereo Vision algorithm
  ☆28Updated 2 years ago
• tukl-msd / LSTM-PYNQ
  ☆28Updated 7 years ago
• zeasa / nvdla-compiler
  ☆46Updated 5 years ago
• NVIDIA / jetson-rdma-picoevb
  Minimal HW-based demo of GPUDirect RDMA on NVIDIA Jetson AGX Xavier running L4T
  ☆188Updated last year
• nbrummel / SIFT-implementation-in-Verilog
  Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations
  ☆39Updated 11 years ago
• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆87Updated 2 years ago