ISU-RCL / cvBench

Related projects: ⓘ

• jingpu / Halide-HLS
  HLS branch of Halide
  ☆76Updated 6 years ago
• lankas / SqueezeNet
  ☆39Updated 7 years ago
• microideax / T-DLA
  ☆15Updated 4 years ago
• hipacc / hipacc-fpga
  Fork of Hipacc generating code for Vivado HLS and Altera OpenCL
  ☆24Updated 5 years ago
• Xilinx / pyxir
  ☆37Updated 2 years ago
• Xilinx / gemx
  Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
  ☆62Updated 4 years ago
• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆26Updated 4 years ago
• StanfordAHA / Halide-to-Hardware
  ☆76Updated this week
• hlslibs / ac_math
  Algorithmic C Math Library
  ☆58Updated 2 weeks ago
• cornell-zhang / facedetect-fpga
  ☆43Updated 4 years ago
• ucb-bar / hwacha-template
  Template for projects using the Hwacha data-parallel accelerator
  ☆34Updated 3 years ago
• Xilinx / GO-PYNQ
  Xilinx Contest Kshitij 2019
  ☆19Updated last year
• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆30Updated last year
• Zaoldyeckk / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
  This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…
  ☆48Updated 6 years ago
• plctlab / rvv-benchmark
  PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
  ☆21Updated 3 years ago
• fpga-opencl-benchmarks / rodinia_fpga
  Rodinia Benchmark Suite for OpenCL-based FPGAs
  ☆29Updated last year
• nbrummel / SIFT-implementation-in-Verilog
  Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations
  ☆35Updated 10 years ago
• da-steve101 / binary_connect_cifar
  An implementation of a BinaryConnect network for cifar10
  ☆11Updated 4 years ago
• dr-liangma / shiftNet
  ☆13Updated 4 years ago
• Xilinx / HLS_arbitrary_Precision_Types
  ☆45Updated 9 months ago
• nachiket / papaa-opencl
  OpenCL Labs for PAPAA Summer School 2016 Edition
  ☆46Updated 7 years ago
• JunningWu / AIChip
  Aiming at an AI Chip based on RISC-V and NVDLA.
  ☆21Updated 6 years ago
• kenter / OpenCL-FPGA-examples
  ☆16Updated 5 years ago
• dillonhuff / clockwork
  A polyhedral compiler for hardware accelerators
  ☆55Updated last month
• csehydrogen / Winograd-OpenCL
  Winograd-based convolution implementation in OpenCL
  ☆27Updated 7 years ago
• Xilinx / SDSoC_Examples
  ☆82Updated 4 years ago
• pulp-platform / pulp-nn
  ☆73Updated 11 months ago
• awai54st / LUTNet
  ☆53Updated 4 years ago
• zeasa / nvdla-compiler
  ☆41Updated 4 years ago
• ravi-teja-mullapudi / Halide-NN
  CNNs in Halide
  ☆22Updated 8 years ago