Alternatives and similar repositories for cvBench

Users that are interested in cvBench are comparing it to the libraries listed below

• lankas / SqueezeNet
  ☆39Updated 8 years ago
• Xilinx / gemx
  Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
  ☆63Updated 6 years ago
• jingpu / Halide-HLS
  HLS branch of Halide
  ☆79Updated 7 years ago
• nachiket / papaa-opencl
  OpenCL Labs for PAPAA Summer School 2016 Edition
  ☆46Updated 8 years ago
• Xilinx / pyxir
  ☆37Updated 3 years ago
• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆42Updated 5 years ago
• dicecco1 / fpga_caffe
  ☆119Updated 7 years ago
• atrifex / CNN-Acceleration
  Implementing CNN code in CUDA and OpenCL to evaluate its performance on NVIDIA GPUs, AMD GPUs, and an FPGA platform.
  ☆54Updated 8 years ago
• CSL-KU / firesim-nvdla
  FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud
  ☆164Updated 3 years ago
• microideax / T-DLA
  ☆19Updated 5 years ago
• WeiCheng14159 / bazel-android-opencl
  Run OpenCL program on MOBILE GPU (Qualcomm & ARM) !
  ☆18Updated 7 years ago
• zeasa / nvdla-compiler
  ☆46Updated 6 years ago
• StanfordAHA / Halide-to-Hardware_archive
  ☆82Updated 9 months ago
• Xilinx / HLS_arbitrary_Precision_Types
  ☆47Updated 2 years ago
• hipacc / hipacc-fpga
  Fork of Hipacc generating code for Vivado HLS and Altera OpenCL
  ☆24Updated 7 years ago
• hlslibs / ac_math
  Algorithmic C Math Library
  ☆65Updated 2 weeks ago
• pulp-platform / nemo
  NEural Minimizer for pytOrch
  ☆47Updated last year
• EECS-NTNU / bismo
  BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
  ☆146Updated 5 years ago
• pulp-platform / pulp-nn
  ☆85Updated 2 years ago
• ucb-bar / riscv-blas
  Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V
  ☆18Updated 5 years ago
• lp6m / ImageDetectionHW2
  HOG + SVM on FPGA
  ☆27Updated 4 years ago
• DreamIP / haddoc2
  Caffe to VHDL
  ☆68Updated 5 years ago
• hirayaku / DAC2018-TGIIF
  The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track
  ☆91Updated 7 years ago
• Zaoldyeckk / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
  This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…
  ☆54Updated 7 years ago
• nbrummel / SIFT-implementation-in-Verilog
  Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations
  ☆41Updated 11 years ago
• da-steve101 / binary_connect_cifar
  An implementation of a BinaryConnect network for cifar10
  ☆11Updated 6 years ago
• tukl-msd / LSTM-PYNQ
  ☆28Updated 7 years ago
• hipacc / hipacc
  A domain-specific language and compiler for image processing
  ☆77Updated 4 years ago
• cornell-zhang / facedetect-fpga
  ☆46Updated 5 years ago
• Xilinx / AI-Model-Zoo
  ☆76Updated 3 years ago