Alternatives and similar repositories for cvBench

Users that are interested in cvBench are comparing it to the libraries listed below

• jingpu / Halide-HLS
  HLS branch of Halide
  ☆79Updated 7 years ago
• lankas / SqueezeNet
  ☆39Updated 8 years ago
• StanfordAHA / Halide-to-Hardware_archive
  ☆82Updated last year
• microideax / T-DLA
  ☆19Updated 6 years ago
• Xilinx / gemx
  Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
  ☆63Updated 6 years ago
• CSL-KU / firesim-nvdla
  FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud
  ☆165Updated 4 years ago
• Xilinx / pyxir
  ☆37Updated 3 years ago
• pulp-platform / pulp-nn
  ☆89Updated 2 years ago
• slongfield / StereoCensus
  Verilog Implementation of the Census Transform Stereo Vision algorithm
  ☆30Updated 2 years ago
• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆42Updated 6 years ago
• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆33Updated 2 years ago
• WeiCheng14159 / bazel-android-opencl
  Run OpenCL program on MOBILE GPU (Qualcomm & ARM) !
  ☆19Updated 7 years ago
• atrifex / CNN-Acceleration
  Implementing CNN code in CUDA and OpenCL to evaluate its performance on NVIDIA GPUs, AMD GPUs, and an FPGA platform.
  ☆55Updated 8 years ago
• gthparch / NVPTX-SPIRV-Translator
  ☆27Updated 4 years ago
• nachiket / papaa-opencl
  OpenCL Labs for PAPAA Summer School 2016 Edition
  ☆46Updated 8 years ago
• nbrummel / SIFT-implementation-in-Verilog
  Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations
  ☆42Updated 12 years ago
• cornell-zhang / facedetect-fpga
  ☆46Updated 5 years ago
• hipacc / hipacc-fpga
  Fork of Hipacc generating code for Vivado HLS and Altera OpenCL
  ☆24Updated 7 years ago
• zeasa / nvdla-compiler
  ☆49Updated 6 years ago
• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆88Updated 2 years ago
• csehydrogen / Winograd-OpenCL
  Winograd-based convolution implementation in OpenCL
  ☆28Updated 9 years ago
• tom01h / tiny-dnn-fpga
  CNN Accelerator for Zynq
  ☆13Updated 6 years ago
• EECS-NTNU / bismo
  BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
  ☆149Updated 6 years ago
• Xilinx / AI-Model-Zoo
  ☆76Updated 3 years ago
• dicecco1 / fpga_caffe
  ☆119Updated 8 years ago
• cs217 / cs217.github.io
  Course Webpage for CS 217 Hardware Accelerators for Machine Learning, Stanford University
  ☆100Updated last month
• ehw-fit / tf-approximate
  Approximate layers - TensorFlow extension
  ☆26Updated 9 months ago
• Zaoldyeckk / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
  This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…
  ☆54Updated 7 years ago
• Xilinx / finn-base
  Open Source Compiler Framework using ONNX as Frontend and IR
  ☆33Updated 3 years ago
• lp6m / ImageDetectionHW2
  HOG + SVM on FPGA
  ☆27Updated 5 years ago