Chair-for-Security-Engineering / AES_masked_BRAM
Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)
☆14Updated 4 years ago
Alternatives and similar repositories for AES_masked_BRAM:
Users that are interested in AES_masked_BRAM are comparing it to the libraries listed below
- VexRiscv reference platforms for the pqriscv project☆15Updated 11 months ago
- Program to scan for malicious FPGA designs.☆14Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- Generate symbols from HDL components/modules☆20Updated 2 years ago
- ☆33Updated 2 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆29Updated 2 weeks ago
- Open Source AES☆31Updated 10 months ago
- Virtual development board for HDL design☆40Updated last year
- ☆32Updated 4 years ago
- Side-channel analysis setup for OpenTitan☆29Updated this week
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated last year
- A padring generator for ASICs☆25Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆12Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 7 months ago
- SCARV: a side-channel hardened RISC-V platform☆18Updated 3 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆33Updated last year
- VHDL dependency analyzer☆23Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated 11 months ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆25Updated 6 years ago
- Triple Modular Redundancy☆24Updated 5 years ago
- VHDL plugin for RgGen☆11Updated this week
- VHDL related news.☆25Updated this week
- cocotb extension for nMigen☆16Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 5 months ago
- ☆17Updated 2 years ago
- Verilog Hardware Design of Ascon v1.2☆20Updated this week
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago