Alternatives and similar repositories for AES_masked_BRAM:

Users that are interested in AES_masked_BRAM are comparing it to the libraries listed below

• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆29Updated this week
• mupq / pqriscv-vexriscv
  VexRiscv reference platforms for the pqriscv project
  ☆15Updated 10 months ago
• FPGA-Research / FPGAVirusScanner
  Program to scan for malicious FPGA designs.
  ☆13Updated 3 years ago
• rprimas / ascon-verilog
  Verilog Hardware Design of Ascon v1.2
  ☆20Updated last month
• b224hisl / rioschip
  ☆33Updated 2 years ago
• mattvenn / gtkwave-python-filter-process
  ☆29Updated 3 years ago
• Open-Source-Hardware-Initiative / AES
  Open Source AES
  ☆31Updated 9 months ago
• shengwenliang / fpga-nvme-controller
  Chisel NVMe controller
  ☆15Updated 2 years ago
• wyvernSemi / usbModel
  USB virtual model in C++ for Verilog
  ☆28Updated 3 months ago
• YosysHQ / padring
  A padring generator for ASICs
  ☆24Updated last year
• tmeissner / cryptocores
  cryptography ip-cores in vhdl / verilog
  ☆40Updated 3 years ago
• epfl-vlsc / bitfiltrator
  Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats
  ☆33Updated last year
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆34Updated 3 years ago
• IAIK / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆21Updated 3 months ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆79Updated this week
• ChrisPVille / jtaglet
  Easy-to-use JTAG TAP and Debug Controller core written in Verilog
  ☆23Updated 6 years ago
• freecores / sha3
  SHA3 (KECCAK)
  ☆16Updated 10 years ago
• scarv / scarv
  SCARV: a side-channel hardened RISC-V platform
  ☆18Updated 3 years ago
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆24Updated 2 years ago
• dirjud / Nitro-Parts-lib-Xilinx
  This is mainly a simulation library of xilinx primitives that are verilator compatible.
  ☆31Updated 6 months ago
• esa-tu-darmstadt / tapasco-riscv
  RISC-V soft-core PEs for TaPaSCo
  ☆17Updated 7 months ago
• shalan / Chameleon_SoC
  AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...
  ☆12Updated 4 years ago
• FPGA-Research / byteman
  Bitstream relocation and manipulation tool.
  ☆43Updated 2 years ago
• dbhi / vboard
  Virtual development board for HDL design
  ☆40Updated last year
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆20Updated 3 years ago
• antmicro / rowhammer-tester
  ☆58Updated last week
• AngeloJacobo / DDR3-Notes
  My notes for DDR3 SDRAM controller
  ☆28Updated last year
• hdl / symbolator
  Generate symbols from HDL components/modules
  ☆20Updated last year
• rdolbeau / VexRiscvBPluginGenerator
  ☆17Updated 2 years ago
• secworks / modexp
  Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.
  ☆17Updated 4 years ago