Chair-for-Security-Engineering / AES_masked_BRAMLinks
Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)
☆16Updated 4 years ago
Alternatives and similar repositories for AES_masked_BRAM
Users that are interested in AES_masked_BRAM are comparing it to the libraries listed below
Sorting:
- Side-channel analysis setup for OpenTitan☆37Updated 3 weeks ago
- Program to scan for malicious FPGA designs.☆17Updated 4 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆44Updated this week
- Open Source AES☆31Updated last month
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- ☆53Updated 3 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆48Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆44Updated last week
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- ☆11Updated 7 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- ☆34Updated 4 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated 10 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 10 months ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Extracts specified data from a VCD file into CSV form☆10Updated 5 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- ☆33Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆38Updated 11 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Chisel NVMe controller☆24Updated 3 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆34Updated 7 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 4 years ago