Chair-for-Security-Engineering / AES_masked_BRAMLinks
Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)
☆16Updated 4 years ago
Alternatives and similar repositories for AES_masked_BRAM
Users that are interested in AES_masked_BRAM are comparing it to the libraries listed below
Sorting:
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆38Updated last week
- Side-channel analysis setup for OpenTitan☆37Updated last month
- Program to scan for malicious FPGA designs.☆17Updated 4 years ago
- Open Source AES☆31Updated last month
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆38Updated last week
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆46Updated 2 years ago
- ☆34Updated 4 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- ☆32Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Updated 4 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆14Updated 7 months ago
- SystemVerilog Linter based on pyslang☆31Updated 6 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆11Updated 6 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆25Updated 4 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated 9 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated last week
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated 2 years ago
- ☆53Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- ☆24Updated last week
- SpiceBind – spice inside HDL simulator☆56Updated 4 months ago