Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)
☆17Dec 24, 2020Updated 5 years ago
Alternatives and similar repositories for AES_masked_BRAM
Users that are interested in AES_masked_BRAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DOM Protected Hardware Implementation of AES☆28May 20, 2016Updated 10 years ago
- David Canright's tiny AES S-boxes☆29Aug 18, 2014Updated 11 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- ☆24Feb 13, 2020Updated 6 years ago
- masked, bit-sliced AES-128 demo code☆15Jan 10, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 6 years ago
- LiteX-based PCIe MITM, sniffing, fuzzing, device emulation☆20Feb 9, 2022Updated 4 years ago
- Read out firmware of some STM32 parts☆15Jul 20, 2025Updated last year
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated 2 years ago
- A plugin for Ghidra for automatic analysis of the binding of individual registers and their layouts.☆17Dec 18, 2025Updated 7 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Auto-Prox-AAAI24☆14Apr 30, 2024Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Open Source Silicon Development Testing Unit using JTAG☆15Apr 25, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- Hardware designs for fault detection☆23Apr 13, 2020Updated 6 years ago
- Template Repository for Xilinx HLS design flow☆12Nov 18, 2021Updated 4 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆23Apr 15, 2021Updated 5 years ago
- This repository is a subset of UVVM with Utility library and BFMs, and is intended as a UVVM starting platform for thos who only need the…☆24Nov 28, 2025Updated 7 months ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- ☆49Feb 26, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- QEMU support for a custom board based on a Microchip ATSAMD21G18A microcontroller (MCU)☆14Jun 10, 2024Updated 2 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Sep 26, 2024Updated last year
- Raccoon Signature Scheme -- Reference Code☆14Jul 12, 2023Updated 3 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Apr 1, 2022Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Files and documentation for Pico-Dirty-Blaster Workshop☆20Jun 21, 2025Updated last year
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 4 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆18Mar 26, 2026Updated 4 months ago
- VHDL related news.☆27Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL PCIe Transceiver☆34Jul 2, 2020Updated 6 years ago
- Faster Montgomery and Joye ladder formulas for short Weierstrass elliptic curves☆22Jul 1, 2020Updated 6 years ago
- Phase Noise Analyzer (pna_qt) - A C++/Qt desktop application for visualizing and analyzing phase noise data from CSV files. Features inte…☆25May 24, 2025Updated last year
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated 2 years ago
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Jan 14, 2019Updated 7 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 4 months ago
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆24Jun 25, 2026Updated last month