Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)
☆17Dec 24, 2020Updated 5 years ago
Alternatives and similar repositories for AES_masked_BRAM
Users that are interested in AES_masked_BRAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DOM Protected Hardware Implementation of AES☆28May 20, 2016Updated 10 years ago
- Proof-of-concept C implementation of AES with masking technique to prevent side-channel analysis attacks☆40Oct 7, 2020Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- David Canright's tiny AES S-boxes☆29Aug 18, 2014Updated 11 years ago
- ☆23Feb 13, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- masked, bit-sliced AES-128 demo code☆14Jan 10, 2025Updated last year
- Read out firmware of some STM32 parts☆14Jul 20, 2025Updated 10 months ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆58Apr 2, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated 2 years ago
- ☆49Feb 26, 2023Updated 3 years ago
- This repository is a subset of UVVM with Utility library and BFMs, and is intended as a UVVM starting platform for thos who only need the…☆23Nov 28, 2025Updated 5 months ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Sep 26, 2024Updated last year
- Compile-time Evaluable SHA3 in C++: Permutation-based Cryptographic Hashing☆16Mar 22, 2026Updated 2 months ago
- ❓ keep track of who has which FlexLM licenses checked out☆15Jan 24, 2012Updated 14 years ago
- Files and documentation for Pico-Dirty-Blaster Workshop☆20Jun 21, 2025Updated 11 months ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- A Python-based HDL and framework for silicon-based witchcraft☆39Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 3 years ago
- VHDL related news.☆27Updated this week
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 2 months ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated 2 years ago
- VHDL PCIe Transceiver☆33Jul 2, 2020Updated 5 years ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Oct 20, 2019Updated 6 years ago
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Jan 14, 2019Updated 7 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- ☆15Nov 30, 2023Updated 2 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Nov 26, 2024Updated last year
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 8 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- ☆18Jul 3, 2024Updated last year
- Phase Noise Analyzer (pna_qt) - A C++/Qt desktop application for visualizing and analyzing phase noise data from CSV files. Features inte…☆25May 24, 2025Updated last year