Chair-for-Security-Engineering / AES_masked_BRAMLinks
Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)
☆16Updated 4 years ago
Alternatives and similar repositories for AES_masked_BRAM
Users that are interested in AES_masked_BRAM are comparing it to the libraries listed below
Sorting:
- Side-channel analysis setup for OpenTitan☆33Updated last week
- Program to scan for malicious FPGA designs.☆14Updated 4 years ago
- Verilog Hardware Design of Ascon☆22Updated last week
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆42Updated 2 years ago
- ☆33Updated 2 years ago
- Open Source AES☆31Updated last year
- SCARV: a side-channel hardened RISC-V platform☆20Updated 4 years ago
- ☆34Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 8 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 2 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆36Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 6 months ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆11Updated 2 weeks ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- CMake based hardware build system☆23Updated 2 weeks ago
- SHA3 (KECCAK)☆19Updated 10 years ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 2 months ago
- An automatic clock gating utility☆48Updated last month
- SystemVerilog Linter based on pyslang☆30Updated last month
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 6 months ago