Chair-for-Security-Engineering / AES_masked_BRAMLinks
Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)
☆16Updated 5 years ago
Alternatives and similar repositories for AES_masked_BRAM
Users that are interested in AES_masked_BRAM are comparing it to the libraries listed below
Sorting:
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆53Updated this week
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated last week
- Side-channel analysis setup for OpenTitan☆37Updated 2 months ago
- Program to scan for malicious FPGA designs.☆17Updated 4 years ago
- Open Source AES☆31Updated 3 months ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆48Updated 2 years ago
- ☆33Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- ☆34Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Updated last year
- USB virtual model in C++ for Verilog☆32Updated last year
- Extracts specified data from a VCD file into CSV form☆10Updated 6 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆39Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆31Updated last week
- VHDL PCIe Transceiver☆32Updated 5 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated 11 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Generate symbols from HDL components/modules☆22Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago