Alternatives and similar repositories for AES_masked_BRAM:

Users that are interested in AES_masked_BRAM are comparing it to the libraries listed below

• FPGA-Research / FPGAVirusScanner
  Program to scan for malicious FPGA designs.
  ☆14Updated 4 years ago
• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆31Updated last month
• epfl-vlsc / bitfiltrator
  Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats
  ☆39Updated 2 years ago
• mupq / pqriscv-vexriscv
  VexRiscv reference platforms for the pqriscv project
  ☆16Updated last year
• mattvenn / gtkwave-python-filter-process
  ☆33Updated 4 years ago
• shalan / Chameleon_SoC
  AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...
  ☆13Updated 3 weeks ago
• scarv / scarv
  SCARV: a side-channel hardened RISC-V platform
  ☆18Updated 4 years ago
• chipsalliance / adams-bridge
  Post-Quantum Cryptography IP Core (Crystals-Dilithium)
  ☆21Updated last week
• rprimas / ascon-verilog
  Verilog Hardware Design of Ascon
  ☆22Updated last week
• opentrng / ptrng
  Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.
  ☆11Updated 3 weeks ago
• Open-Source-Hardware-Initiative / AES
  Open Source AES
  ☆31Updated last year
• tmeissner / cryptocores
  cryptography ip-cores in vhdl / verilog
  ☆40Updated 4 years ago
• secworks / modexp
  Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.
  ☆17Updated 4 years ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆88Updated last week
• freecores / sha3
  SHA3 (KECCAK)
  ☆18Updated 10 years ago
• b224hisl / rioschip
  ☆33Updated 2 years ago
• dirjud / Nitro-Parts-lib-Xilinx
  This is mainly a simulation library of xilinx primitives that are verilator compatible.
  ☆33Updated 9 months ago
• FPGA-Research / byteman
  Bitstream relocation and manipulation tool.
  ☆44Updated 2 years ago
• wyvernSemi / usbModel
  USB virtual model in C++ for Verilog
  ☆29Updated 6 months ago
• esa-tu-darmstadt / tapasco-riscv
  RISC-V soft-core PEs for TaPaSCo
  ☆18Updated 10 months ago
• rdiez / jtag_dpi
  JTAG DPI module for OpenRISC simulation with Verilator
  ☆17Updated 12 years ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆36Updated 4 years ago
• isec-tugraz / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆21Updated 6 months ago
• dbhi / vboard
  Virtual development board for HDL design
  ☆42Updated 2 years ago
• wyvernSemi / mem_model
  High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model
  ☆22Updated 5 months ago
• chipsalliance / caliptra-ss
  HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.
  ☆15Updated this week
• slaclab / axi-pcie-core
  ☆21Updated last week
• grayresearch / s4ga
  a small simple slow serial FPGA core
  ☆16Updated 4 years ago
• Crimsonninja / senior_design_puf
  Repository to store all design and testbench files for Senior Design
  ☆18Updated 5 years ago
• VUnit / cosim
  Interfacing VHDL and foreign languages with VUnit
  ☆14Updated 5 years ago