Chair-for-Security-Engineering / SILVERLinks
SILVER - Statistical Independence and Leakage Verification
☆14Updated last month
Alternatives and similar repositories for SILVER
Users that are interested in SILVER are comparing it to the libraries listed below
Sorting:
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Implementation of Tagged Memory security policies into Rocket Core☆10Updated 8 years ago
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated 3 months ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 9 months ago
- HW Design Collateral for Caliptra RoT IP☆100Updated this week
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- ☆12Updated 4 years ago
- David Canright's tiny AES S-boxes☆24Updated 10 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆32Updated this week
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆54Updated last week
- Testing processors with Random Instruction Generation☆39Updated last week
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆19Updated 5 years ago
- Hardware Formal Verification Tool☆57Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆79Updated last week
- Side-Channel Analysis Library☆94Updated this week
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- Provides common files for instances of mupq, e.g., for pqm4 and pqriscv☆12Updated 2 weeks ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆37Updated 3 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 7 months ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- Hardware Design of Ascon☆23Updated 3 weeks ago
- Fluid Pipelines☆11Updated 7 years ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆40Updated 3 weeks ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆85Updated last year
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆58Updated 2 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 4 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated last year
- Cryptanalysis of Physically Unclonable Functions☆87Updated last year