SILVER - Statistical Independence and Leakage Verification
☆15Jun 6, 2025Updated 8 months ago
Alternatives and similar repositories for SILVER
Users that are interested in SILVER are comparing it to the libraries listed below
Sorting:
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software FIESTA - Fault Injection Evaluation with Statistic…☆41Feb 11, 2026Updated 2 weeks ago
- High-order countermeasures for AES and DES☆24Aug 1, 2024Updated last year
- Side-Channel Analysis Library☆106Feb 10, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Feb 23, 2026Updated last week
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- The MobSTr dataset provides artifacts that demonstrate Model-based Safety Assurance and Traceability for a safety-critical automotive sys…☆10Mar 18, 2022Updated 3 years ago
- Instruction and files for porting Arm DesignStart to CW305.☆16Dec 6, 2023Updated 2 years ago
- build and package Inkscape on macOS☆10Dec 11, 2025Updated 2 months ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- FELICS Framework☆11Dec 5, 2019Updated 6 years ago
- Comprehensive timing leak protection for Rust programs https://www.chosenplaintext.ca/open-source/rust-timing-shield/☆57Aug 14, 2023Updated 2 years ago
- HW Design Collateral for Caliptra RoT IP☆130Updated this week
- ☆11Oct 28, 2020Updated 5 years ago
- Implementation of Multi-Party Threshold Private Set Intersection with Sublinear Communication☆12Feb 2, 2021Updated 5 years ago
- QEMU support for a custom board based on a Microchip ATSAMD21G18A microcontroller (MCU)☆14Jun 10, 2024Updated last year
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- ☆17Jul 3, 2024Updated last year
- VU Einführung in Visual Computing Fragenkatalog Trainer☆11Aug 3, 2022Updated 3 years ago
- Raccoon Signature Scheme -- Reference Code☆13Jul 12, 2023Updated 2 years ago
- Scala SBT (Giter8) Template (Multi-Module with App)☆10Dec 23, 2016Updated 9 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Interesting papers☆11Jun 22, 2024Updated last year
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- Automatically add pam_tid.so at each startup☆13Dec 14, 2021Updated 4 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 2 months ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Nov 26, 2024Updated last year
- ☆11Mar 19, 2023Updated 2 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- AES RoCC Accelerator☆10May 20, 2021Updated 4 years ago
- Create Draw.io (diagrams.net) drawings, with Python☆14Jul 18, 2023Updated 2 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- Initial Rust implementation of FAEST☆14Jul 6, 2023Updated 2 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- ☆13Feb 10, 2026Updated 3 weeks ago
- ☆12Sep 6, 2023Updated 2 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- ☆12May 20, 2021Updated 4 years ago