Chair-for-Security-Engineering / SILVER
SILVER - Statistical Independence and Leakage Verification
☆14Updated 2 years ago
Alternatives and similar repositories for SILVER:
Users that are interested in SILVER are comparing it to the libraries listed below
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 6 months ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆36Updated last week
- VexRiscv reference platforms for the pqriscv project☆15Updated last year
- Verilog Hardware Design of Ascon☆20Updated last month
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆12Updated 4 months ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆25Updated last year
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆35Updated 4 years ago
- ☆21Updated 5 years ago
- ☆18Updated 4 years ago
- David Canright's tiny AES S-boxes☆23Updated 10 years ago
- Side-Channel Analysis Library☆79Updated this week
- Masked Hardware AES with HPC☆12Updated 5 months ago
- Side-channel analysis setup for OpenTitan☆30Updated last week
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆15Updated 4 years ago
- Development Package for the Hardware API for Lightweight Cryptography☆15Updated last year
- A list of VHDL codes implementing cryptographic algorithms☆25Updated 3 years ago
- Provides common files for instances of mupq, e.g., for pqm4 and pqriscv☆11Updated 3 weeks ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Updated 8 years ago
- ☆10Updated last year
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆49Updated 2 years ago
- ☆15Updated 3 months ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆29Updated 3 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 4 years ago
- ☆21Updated 8 months ago
- Masked implementations of PQ schemes for the Cortex-M4.☆9Updated 2 months ago
- ☆47Updated 10 months ago
- FIPS 202 compliant SHA-3 core in Verilog☆19Updated 4 years ago
- Masked Ascon Software Implementations☆11Updated 2 years ago
- Hardware implementation of Saber☆8Updated 4 years ago