A Python package for creating and solving constrained randomization problems.
☆20Oct 14, 2024Updated last year
Alternatives and similar repositories for constrainedrandom
Users that are interested in constrainedrandom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Python package for creating and solving constrained randomization problems.☆19Aug 10, 2026Updated last month
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- ☆10May 27, 2026Updated 3 months ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 6 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 9 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆148Aug 31, 2026Updated last week
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated last week
- Open source RTL simulation acceleration on commodity hardware☆36Apr 13, 2023Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Updated this week
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Python interface for cross-calling with HDL☆52Aug 31, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- CPUs☆17Dec 21, 2020Updated 5 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆39Aug 31, 2026Updated last week
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆127Oct 3, 2025Updated 11 months ago
- RISC-V Verification Interface☆161Jun 11, 2026Updated 3 months ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆169Aug 25, 2026Updated 2 weeks ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆60Updated this week
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Assembler, Compiler and Emulator targeting the 8086 platform for use on x86 architecture. For BYU ECEn 425 - RTOS☆22May 4, 2023Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 22, 2024Updated 2 years ago
- Demo: how to create a custom EBRICK☆30Nov 20, 2024Updated last year
- Coverview☆34Updated this week
- Constrained RAndom Verification Enviroment (CRAVE)☆20Aug 26, 2026Updated 2 weeks ago
- RTLMeter benchmark suite☆32Updated this week
- pfstools for HDR images☆13Jun 6, 2017Updated 9 years ago
- Universal Memory Interface (UMI)☆167Updated this week
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog package manager written in Rust☆147Oct 5, 2024Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Running Python code in SystemVerilog☆73May 8, 2026Updated 4 months ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- A simple tutorial on SystemC using NJU's DLCO experiments as examples☆15Aug 10, 2026Updated last month
- ☆27Aug 2, 2021Updated 5 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆70Aug 18, 2021Updated 5 years ago