A Python package for creating and solving constrained randomization problems.
☆20Oct 14, 2024Updated 2 years ago
Alternatives and similar repositories for constrainedrandom
Users that are interested in constrainedrandom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Python package for creating and solving constrained randomization problems.☆20Oct 16, 2026Updated 3 weeks ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- ☆10May 27, 2026Updated 5 months ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Making cocotb testbenches that bit easier☆43Feb 28, 2026Updated 8 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆149Nov 3, 2026Updated last week
- SystemVerilog Functional Coverage for RISC-V ISA☆37Dec 11, 2025Updated 11 months ago
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Nov 3, 2026Updated last week
- ☆19Sep 29, 2026Updated last month
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Sep 22, 2026Updated last month
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Universal Memory Interface (UMI)☆172Nov 4, 2026Updated last week
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆40Nov 5, 2026Updated last week
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Constrained RAndom Verification Enviroment (CRAVE)☆20Aug 26, 2026Updated 2 months ago
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Updated this week
- BaseJump Open-Source Hardware Accelerator Packages and Sockets☆12Jul 7, 2025Updated last year
- Generate short videos with one click using AI LLM.☆13May 18, 2025Updated last year
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆172Oct 9, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Bus performance analysis tool☆15Jun 9, 2026Updated 5 months ago
- Python interface for cross-calling with HDL☆54Oct 27, 2026Updated 2 weeks ago
- RISC-V Verification Interface☆168Updated this week
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 6 years ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- ☆10Nov 2, 2023Updated 3 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Demo: how to create a custom EBRICK☆30Nov 20, 2024Updated last year
- Running Python code in SystemVerilog☆73May 8, 2026Updated 6 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- CPUs☆17Dec 21, 2020Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- example of python vpi integration☆13Nov 25, 2014Updated 11 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- Hardware Agent☆36Updated this week
- ☆37Sep 19, 2024Updated 2 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
Are these results useful?