Alternatives and similar repositories for reconos

Users that are interested in reconos are comparing it to the libraries listed below

• systemc / systemc-2.2.0
  This repository contains various patches to the OSCI systemc distribution to make it possible to compile the sources with latest GCC vers…
  ☆23Updated 14 years ago
• warclab / idea
  iDEA FPGA Soft Processor
  ☆16Updated 9 years ago
• diamantopoulos / memluv
  An HLS-synthesizable Dynamic Memory Manager for FPGAs
  ☆10Updated 3 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 9 years ago
• ashleyjr / Verilog
  ☆10Updated 6 years ago
• mmicko / enigmaFPGA
  Enigma in FPGA
  ☆29Updated 6 years ago
• udif / ctoverilog
  A C to verilog compiler
  ☆53Updated 10 years ago
• nakultirumalai / VLSIPlacement
  Code for new techniques of VLSI placement
  ☆13Updated 11 years ago
• aoeldemann / cocotb
  cocotb code library
  ☆13Updated 4 years ago
• nkkav / yosys-examples
  Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)
  ☆22Updated 4 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆76Updated 2 months ago
• ObKo / USBCore
  USB Full-Speed/Hi-Speed Device Controller core for FPGA
  ☆32Updated 4 years ago
• HirokiNakahara / HLS_FPGA_NES
  An FPGA NES emulator designed by a high level synthesis (HLS)
  ☆17Updated 8 years ago
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆34Updated 10 years ago
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 8 years ago
• Rishabh-zhcet / Analog-to-Digital-Converter
  This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …
  ☆9Updated 3 years ago
• mgraczyk / coursera-vlsicad
  Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout
  ☆12Updated 11 years ago
• franzflasch / leiwand_rv32
  RISC-V RV32I CPU written in verilog
  ☆10Updated 5 years ago
• balanx / vbpp
  Verilog PreProcessor.
  ☆10Updated 9 years ago
• khoapham / bitman
  ☆24Updated 5 years ago
• uve-project / uve
  Unified Verification Environment
  ☆17Updated 8 years ago
• chipsalliance / f4pga-v2x
  Tool for converting specialized annotated Verilog models into XML needed for Verilog to Routing flow.
  ☆10Updated 10 months ago
• AmiArnab / Synopsys
  Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler
  ☆10Updated 7 years ago
• pliu6 / vhd2vl
  vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.
  ☆26Updated 9 years ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• pheaver / netlist-verilog
  Netlist and Verilog Haskell Package
  ☆18Updated 14 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆40Updated 9 years ago
• RISCV-on-Microsemi-FPGA / FreeRTOS
  FreeRTOS for RISC-V
  ☆26Updated 6 years ago
• egk696 / VHDL_FSM_Visualizer
  A VHDL helper that visualizes FSM states and transitions by tracking, in real-time, a specified .vhd file
  ☆15Updated 6 years ago
• jbush001 / PASC
  Parallel Array of Simple Cores. Multicore processor.
  ☆100Updated 6 years ago