johan92 / yafpgatetrisLinks
Yet Another Tetris on FPGA Implementation
☆38Updated 4 years ago
Alternatives and similar repositories for yafpgatetris
Users that are interested in yafpgatetris are comparing it to the libraries listed below
Sorting:
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- turbo 8051☆29Updated 8 years ago
- Collection of open-source peripherals in Verilog☆183Updated 3 years ago
- open-source SDKs for the SCR1 core☆76Updated last year
- Asynchronous FIFO for FPGAs☆11Updated 7 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- VHDL library 4 FPGAs☆181Updated last week
- CMod-S6 SoC☆43Updated 7 years ago
- Verilog (SystemVerilog) coding style☆42Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated 2 months ago
- Tools for FPGA development.☆48Updated 3 months ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 6 years ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆174Updated 3 weeks ago
- A 32-bit Microcontroller featuring a RISC-V core☆156Updated 7 years ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- Yet Another RISC-V Implementation☆99Updated last year
- Simple UART controller for FPGA written in VHDL☆105Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆65Updated 3 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago
- A wishbone controlled scope for FPGA's☆84Updated last year
- Portable HyperRAM controller☆61Updated 11 months ago
- Mastering FPGASIC Book☆18Updated 3 weeks ago
- Verilog wishbone components☆123Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- RISC-V CPU for OpenFPGAs, in Icestudio☆96Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆196Updated last month