Yet Another Tetris on FPGA Implementation
☆40May 27, 2021Updated 5 years ago
Alternatives and similar repositories for yafpgatetris
Users that are interested in yafpgatetris are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- River Raid game on FPGA☆23Oct 30, 2016Updated 9 years ago
- A digital sound synthesizer on FPGA written in VHDL, C, Python and NodeJS (Terasic DE1-SoC)☆13Jun 19, 2020Updated 5 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- A Verilog implementation of the popular video game Tetris.☆27Oct 28, 2015Updated 10 years ago
- Fine Grain FPGA Overlay Architecture and Tools☆27Nov 5, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface.☆39Jan 5, 2017Updated 9 years ago
- ☆13Nov 18, 2022Updated 3 years ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Oct 19, 2014Updated 11 years ago
- A small Lua formatter / pretty printer☆12Nov 25, 2020Updated 5 years ago
- FPGA development platform for high-performance RF and digital design☆32Dec 3, 2015Updated 10 years ago
- A new CASPER toolflow based on an HDL primitives library☆17Apr 11, 2012Updated 14 years ago
- Pong game on an FPGA in Verilog.☆60Feb 8, 2012Updated 14 years ago
- A tiny C compiler based on LLVM and ANTLR4☆10Jan 13, 2019Updated 7 years ago
- It is a fpga implementation of an i2c master, framebuffer for sdd1306 display☆11May 14, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Android Tasker scripts to use Android Tablet or other device as Car Media and Navigation center☆10Aug 6, 2014Updated 11 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆35Dec 14, 2010Updated 15 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- FPGA based modular synth.☆19Jan 8, 2017Updated 9 years ago
- FPGA实现各种小游戏，学习并快乐着☆76May 16, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- Tutorial☆15Jun 13, 2020Updated 5 years ago
- unity3d制作的军棋联网对战游戏，后台python实现，大学时期的小课设☆15Jul 30, 2017Updated 8 years ago
- ☆25May 20, 2020Updated 6 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 13 years ago
- A Bayesian framework for Multi-Frame Image Super-Resolution. Based on "Bayesian Image Super-Resolution" (ME Tipping and CM Bishop, NeurIP…☆22May 18, 2021Updated 5 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- 龙芯官方给出的MIPS源码与我个人优化文件结构之后的源码☆15May 3, 2019Updated 7 years ago
- ☆18Sep 12, 2025Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Source code for Zynq OLED controller☆16Oct 11, 2020Updated 5 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- An open source hardware engine for Open vSwitch on FPGA☆26Dec 8, 2012Updated 13 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- Elisp-Babashka bridge☆17Dec 18, 2024Updated last year
- ☆12Dec 23, 2018Updated 7 years ago
- How to create a bitbake recipe for a ROS package and cross-compile it.☆11Jul 24, 2013Updated 12 years ago