casper-astro / hdl_develLinks
A new CASPER toolflow based on an HDL primitives library
☆17Updated 13 years ago
Alternatives and similar repositories for hdl_devel
Users that are interested in hdl_devel are comparing it to the libraries listed below
Sorting:
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17Updated 12 years ago
- migen + misoc + redpitaya = digital servo☆40Updated 6 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- ☆10Updated 6 years ago
- ☆61Updated last year
- Eclipse based IDE for RISC-V bare metal software development.☆18Updated 5 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆25Updated 4 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- ☆20Updated 3 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Updated 7 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 5 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Open Source ZYNQ Board☆31Updated 9 years ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- Digital Circuit rendering engine☆39Updated 2 years ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Updated 9 months ago
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Updated 3 years ago
- ICE40 FPGA Cape for Beaglebone☆51Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago