Alternatives and similar repositories for hdl_devel

Users that are interested in hdl_devel are comparing it to the libraries listed below

• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆21Updated 9 years ago
• quartiq / redpid
  migen + misoc + redpitaya = digital servo
  ☆41Updated 6 years ago
• andrecp / myhdl_simple_uart
  A very simple UART implementation in MyHDL
  ☆17Updated 11 years ago
• RISCV-on-Microsemi-FPGA / SoftConsole
  Eclipse based IDE for RISC-V bare metal software development.
  ☆20Updated 6 years ago
• lawrie / tiny_usb_examples
  Using the TinyFPGA BX USB code in user designs
  ☆51Updated 6 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated 4 months ago
• featherweight-ip / fwrisc
  Featherweight RISC-V implementation
  ☆53Updated 3 years ago
• VLSI-EDA / PoC-Examples
  This repository contains synthesizable examples which use the PoC-Library.
  ☆39Updated 4 years ago
• daveshah1 / ulx3s
  ☆10Updated 7 years ago
• Gordonei / MyHDL-based-FPGA-DSP-Toolflow
  A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…
  ☆25Updated 13 years ago
• devbisme / myhdlpeek
  Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
  ☆40Updated last year
• knielsen / ice40_viewer
  ☆61Updated 2 years ago
• hgomersall / Veriutils
  Verification Utilities for MyHDL
  ☆17Updated 2 years ago
• wware / myblaze
  MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…
  ☆17Updated 12 years ago
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 8 years ago
• tinyfpga / TinyFPGA-Computer-Project-Board
  An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.
  ☆15Updated 7 years ago
• AnttiLukats / HackaZynq
  Open Source ZYNQ Board
  ☆31Updated 10 years ago
• magro732 / OpenRIO
  Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
  ☆32Updated 8 years ago
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆80Updated 4 years ago
• haojunliu / OpenFPGA
  OpenFPGA
  ☆34Updated 7 years ago
• olofk / observer
  ☆42Updated 5 years ago
• m-labs / jesd204b
  JESD204B core for Migen/MiSoC
  ☆35Updated 4 years ago
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆22Updated 6 years ago
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆39Updated 2 years ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆52Updated 2 years ago
• pliu6 / vhd2vl
  vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.
  ☆26Updated 9 years ago
• tinyfpga / TinyFPGA-EX
  Small, but powerful FPGA development board based on the Lattice ECP5.
  ☆75Updated 6 years ago
• m-labs / nmigen-soc
  System on Chip toolkit for nMigen
  ☆19Updated 5 years ago
• alvieboy / ZPUino-HDL
  ZPUino HDL implementation
  ☆90Updated 7 years ago
• mwelling / beagle-wire
  ICE40 FPGA Cape for Beaglebone
  ☆52Updated 5 years ago