Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.
☆17Jan 10, 2018Updated 8 years ago
Alternatives and similar repositories for Chips-Demo
Users that are interested in Chips-Demo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- Odyssey TRX SDR project (old version)☆16Mar 24, 2026Updated 3 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆16Dec 9, 2018Updated 7 years ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Oct 19, 2014Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A basic SD Card SPI interface in VHDL, supports SD V1, V2 and SDHC☆26Sep 29, 2014Updated 11 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- ☆13May 9, 2016Updated 10 years ago
- A VHDL implementation of an Ethernet MAC☆17Aug 13, 2012Updated 13 years ago
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- A new CASPER toolflow based on an HDL primitives library☆17Apr 11, 2012Updated 14 years ago
- Verilog Repository for GIT☆36May 4, 2021Updated 5 years ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆27Jan 28, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆15Aug 1, 2023Updated 2 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Jun 23, 2026Updated last week
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 10 years ago
- An RS232 communication controller implemented in VHDL☆16Jun 23, 2026Updated last week
- FPGA based modular synth.☆20Jan 8, 2017Updated 9 years ago
- Pothos bindings for GNU Radio blocks☆12Dec 28, 2020Updated 5 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- Si5351 based WSPR beacon☆15May 26, 2020Updated 6 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Multi-device support module for SoapySDR☆17Oct 15, 2025Updated 8 months ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 13 years ago
- Haskell to D3.js binding by deep EDSL approach.☆23Sep 20, 2014Updated 11 years ago
- Arduino TFTLCD library for ST7781☆14May 1, 2015Updated 11 years ago
- The ADX-MINI is a variation on the ADX digital radio design by WB2CBA☆12Aug 6, 2025Updated 10 months ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆22Feb 22, 2018Updated 8 years ago
- Open-source MATLAB to Python Compiler (from 2008)☆15Jun 18, 2025Updated last year
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Acceleration for an s-curve shaped speed☆12Jun 19, 2024Updated 2 years ago
- ☆21Feb 18, 2022Updated 4 years ago
- NXP MK20DX256 board for the Sparkfun MicroMod system. Should be able to run Teensy 3.2 firmware☆17Jan 19, 2021Updated 5 years ago