dawsonjon / Chips-DemoLinks
Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.
☆16Updated 7 years ago
Alternatives and similar repositories for Chips-Demo
Users that are interested in Chips-Demo are comparing it to the libraries listed below
Sorting:
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆18Updated 5 years ago
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆53Updated 2 years ago
- FPGA纯逻辑实现modbus通信☆20Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 6 months ago
- spi memory controller☆22Updated 8 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆26Updated 4 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆83Updated 7 months ago
- RFSoC Spectrum Analyser Module on PYNQ.☆84Updated last year
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Updated 7 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆62Updated 10 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- Verilog digital signal processing components☆151Updated 2 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆40Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆35Updated 7 years ago