☆14Mar 4, 2020Updated 6 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below
Sorting:
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- detailed notes for PointNet☆11Oct 23, 2020Updated 5 years ago
- Some C++/C/CUDA Extension☆16Feb 2, 2022Updated 4 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- SDA: Low-Bit Stable Diffusion Acceleration on Edge FPGAs☆18May 23, 2024Updated last year
- WIP: Get Stable DIffusion Controlnet running with DirectML via ONNX☆16Mar 13, 2023Updated 2 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- (AAAI2024) Regulating Intermediate 3D Features for Vision-Centric Autonomous Driving☆21Dec 20, 2023Updated 2 years ago
- Implementation of the Winograd algorithm.☆24Nov 6, 2018Updated 7 years ago
- 使用IMX6ULL ,基于 linux 4.9.88 版本内核编写的USB摄像头驱动应用程序☆31May 25, 2023Updated 2 years ago
- ☆26Aug 15, 2023Updated 2 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Mar 21, 2017Updated 8 years ago
- A simple and extensible object detection evaluator in COCO style.☆33Aug 3, 2022Updated 3 years ago
- ACM TODAES Best Paper Award, 2022☆32Oct 24, 2023Updated 2 years ago
- turbo 8051☆30Aug 30, 2017Updated 8 years ago
- ☆30Apr 26, 2019Updated 6 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 5 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆47Oct 8, 2019Updated 6 years ago
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago
- npu,rga,vop2,mpp,panfrost for rock3a☆52May 23, 2022Updated 3 years ago
- Demo code for the paper: OccAM's Laser☆48Oct 2, 2023Updated 2 years ago
- Keil Compilation Information Visualization Enhancement Tool keil 编译信息可视化增强工具☆63Dec 11, 2024Updated last year
- ☆65Sep 8, 2022Updated 3 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Jun 24, 2024Updated last year
- Unleash the Potential of Image Branch for Cross-modal 3D Object Detection [NeurIPS2023]☆65Jun 4, 2024Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆252Dec 29, 2018Updated 7 years ago
- The official Codes for NeurIPS 2019 paper. Quanfu Fan, Ricarhd Chen, Hilde Kuehne, Marco Pistoia, David Cox, "More Is Less: Learning Effi…☆53Jun 28, 2020Updated 5 years ago
- Gigabit Ethernet UDP communication driver☆80Jul 26, 2019Updated 6 years ago
- OpenPCDet 代码重点注解笔记☆71Jun 20, 2024Updated last year
- Implementation of convolution layer in different flavors☆68Oct 8, 2017Updated 8 years ago
- This paper is accepted by ICCV 2021.☆76Apr 28, 2024Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆78Jun 10, 2021Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Apr 18, 2019Updated 6 years ago
- HDLBits website practices & solutions☆778Dec 27, 2023Updated 2 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆83Dec 22, 2016Updated 9 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Sep 23, 2020Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆117Jan 18, 2024Updated 2 years ago