Alternatives and similar repositories for openlava-web

Users that are interested in openlava-web are comparing it to the libraries listed below

• IBMSpectrumComputing / lsf-python-api
  Location for the LSF Python wrapper for controlling all things LSF
  ☆113Updated 2 months ago
• paripath / cdf
  Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
  ☆12Updated 5 years ago
• liyanqing1987 / openlavaMonitor
  A toop for openlava data-collection, data-analysis and information display.
  ☆19Updated last year
• UCLA-VAST / blaze
  Blaze runtime system that support efficient accelerator integration for big data.
  ☆24Updated 8 years ago
• intelsdi-x / fpga-nova
  Bring FPGA accelerators as a resources available through Docker containers for the OpenStack users.
  ☆16Updated 2 years ago
• aolofsson / POSH
  ☆44Updated 5 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• aolofsson / IDEA
  ☆33Updated 5 years ago
• irvined1982 / openlava-python
  Python bindings for openlava
  ☆10Updated 5 years ago
• zslwyuan / Hi-DMM
  Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)
  ☆25Updated 6 years ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆56Updated 2 years ago
• Xilinx / Xilinx_Base_Runtime
  ☆33Updated last year
• maltevesper / JetStream-driver
  ☆14Updated 8 years ago
• FelixWinterstein / FPGA-shared-mem
  Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs
  ☆18Updated 7 years ago
• unihd-cag / openhmc
  openHMC - an open source Hybrid Memory Cube Controller
  ☆48Updated 9 years ago
• Xyce / Xyce_Regression
  The test suite for the Xyce Parallel Electronic Simulator
  ☆4Updated last month
• klayoutmatthias / dump_oas_gds2
  An OASIS and GDS2 (chip layout format) binary dump tool for debugging
  ☆42Updated 7 years ago
• x-epic / EpicSim
  EpicSim Project
  ☆71Updated 4 years ago
• socrocket / core
  SoCRocket - Core Repository
  ☆37Updated 8 years ago
• scale-lab / PVTsensors
  Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
  ☆23Updated 5 years ago
• ckchengucsd / ILP-SAT-Detailed-Router
  ILP SAT Detailed Router
  ☆11Updated 5 years ago
• The-OpenROAD-Project / OpenDB
  Database and Tool Framework for EDA
  ☆115Updated 4 years ago
• mgraczyk / coursera-vlsicad
  Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout
  ☆12Updated 11 years ago
• mgaitan / pymips
  A pipelined MIPS processor implemented in Python
  ☆24Updated 9 years ago
• acsl-technion / ntl
  Networking Template Library for Vivado HLS
  ☆28Updated 5 years ago
• ArchC / riscv
  RISC-V processor model
  ☆10Updated 4 years ago
• reiverjohn / biobench2
  Bioinformatics benchmarking package, based on the original BioBench developed by Albayraktaroglu et al, 2005
  ☆14Updated 6 years ago
• antmicro / verilator-old-archived
  ☆22Updated 2 years ago
• Blaok / tapa
  TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…
  ☆19Updated 10 months ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆59Updated last year