Computer Architecture UIUC SP 2018
☆15May 4, 2018Updated 8 years ago
Alternatives and similar repositories for ece411
Users that are interested in ece411 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- my UVM training projects☆38Mar 14, 2019Updated 7 years ago
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- USB2.0 Device Controller IP Core☆17Aug 18, 2023Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- 从 binary bomb fork 出来的 repo，做一个简单的教程，秉承做中学的思路，先跟着readme做一遍，再自己做一遍。加深理解。☆14Mar 18, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- LLVM with SGX support☆13Feb 5, 2018Updated 8 years ago
- Securing Data Analytics on Intel SGX using Randomization☆13Aug 30, 2017Updated 8 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- LRU-Cache-using-C☆13Mar 25, 2018Updated 8 years ago
- Micropython driver for sh1107-based OLED display (64 x 128)☆10Dec 8, 2022Updated 3 years ago
- A simple MIPS Simulator that can simulate execution in MIPS for a small subset of instructions under several restrictions☆10Sep 10, 2019Updated 6 years ago
- Raspberry Pi Pico UART-USB bridge☆15Apr 15, 2024Updated 2 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 12 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Monocerus emulator framework☆11Mar 28, 2019Updated 7 years ago
- A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog☆11Dec 26, 2020Updated 5 years ago
- ☆58Jul 2, 2023Updated 3 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆18Aug 3, 2021Updated 4 years ago
- CS199 Applied Cloud Computing at the University of Illinois☆16Dec 4, 2017Updated 8 years ago
- Repo for deep learning studies☆15Apr 15, 2021Updated 5 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- Open Source T-series ISP driver (t23, t31, t40 have working streams)☆15Updated this week
- ☆16Nov 27, 2025Updated 7 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆11Jul 24, 2024Updated 2 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- A Model Context Protocol (MCP) server for Saleor Commerce☆16Updated this week
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆25Mar 7, 2019Updated 7 years ago
- Simple RiscV core for academic purpose.☆22Apr 29, 2020Updated 6 years ago
- ☆17Aug 29, 2024Updated last year
- My blog — https://twilco.github.io☆13Apr 26, 2026Updated 2 months ago
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Apr 26, 2018Updated 8 years ago
- Implementation of BitonicSorting algorithm on FPGA through SDAccel using Opencl as source code☆17Nov 21, 2016Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Basic C++ RISC-V Emulator☆19Dec 26, 2020Updated 5 years ago
- prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave☆15Dec 6, 2018Updated 7 years ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆19Dec 11, 2018Updated 7 years ago
- Microchip IEC/UL 60730 Class B Functional Safety Libraries - PIC32☆13Jan 4, 2016Updated 10 years ago
- okl4 git for porting to realview_eb RTSM platform☆15Oct 17, 2012Updated 13 years ago
- SystemVerilog UVM testbench example☆38May 8, 2024Updated 2 years ago
- Tacotron speech synthesis implemented in TensorFlow, with samples and a pre-trained model☆14Sep 13, 2017Updated 8 years ago