Computer Architecture UIUC SP 2018
☆14May 4, 2018Updated 7 years ago
Alternatives and similar repositories for ece411
Users that are interested in ece411 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- my UVM training projects☆39Mar 14, 2019Updated 7 years ago
- A complete UVM verification testbench for FIFO☆13Mar 21, 2016Updated 10 years ago
- LLM-aided Hardware Design and Verification☆23Mar 18, 2026Updated last week
- USB2.0 Device Controller IP Core☆15Aug 18, 2023Updated 2 years ago
- LLVM with SGX support☆13Feb 5, 2018Updated 8 years ago
- 从 binary bomb fork 出来的 repo，做一个简单的教程，秉承做中学的思路，先跟着readme做一遍，再自己做一遍。加深理解。☆14Mar 18, 2021Updated 5 years ago
- Securing Data Analytics on Intel SGX using Randomization☆13Aug 30, 2017Updated 8 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- LRU-Cache-using-C☆13Mar 25, 2018Updated 7 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog☆11Dec 26, 2020Updated 5 years ago
- Monocerus emulator framework☆11Mar 28, 2019Updated 6 years ago
- A simple MIPS Simulator that can simulate execution in MIPS for a small subset of instructions under several restrictions☆10Sep 10, 2019Updated 6 years ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆12Feb 10, 2026Updated last month
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- ☆17Aug 29, 2024Updated last year
- okl4 git for porting to realview_eb RTSM platform☆15Oct 17, 2012Updated 13 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- ☆23Jan 30, 2025Updated last year
- CS199 Applied Cloud Computing at the University of Illinois☆16Dec 4, 2017Updated 8 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆17Aug 3, 2021Updated 4 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- A magical tool for Gakuen IdolMaster (学園アイドルマスター)☆15Jun 23, 2025Updated 9 months ago
- My blog — https://twilco.github.io☆12Dec 6, 2024Updated last year
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- Tesla CAN bus messages and signals for 3, Y, S and X☆13Sep 10, 2023Updated 2 years ago
- Microchip IEC/UL 60730 Class B Functional Safety Libraries - PIC32☆13Jan 4, 2016Updated 10 years ago
- Learn UVM by small projects☆18Aug 31, 2021Updated 4 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 5 years ago
- Implementation of BitonicSorting algorithm on FPGA through SDAccel using Opencl as source code☆17Nov 21, 2016Updated 9 years ago
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Apr 26, 2018Updated 7 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 7 years ago
- A Basic C++ RISC-V Emulator☆19Dec 26, 2020Updated 5 years ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆18Dec 11, 2018Updated 7 years ago
- SystemVerilog UVM testbench example☆37May 8, 2024Updated last year
- Tacotron speech synthesis implemented in TensorFlow, with samples and a pre-trained model☆14Sep 13, 2017Updated 8 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 4 years ago
- ☆12Jul 24, 2024Updated last year