texane / absenc
Absolute encoder VHDL core
☆19Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for absenc
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆19Updated 9 years ago
- Robotic Application Processor☆24Updated 2 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆26Updated 7 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆22Updated 2 years ago
- FOC in FPGA implementation using MATLAB Simulink VDH code generation☆12Updated 4 years ago
- Connecting FPGA and MCU using Ethernet RMII☆22Updated 8 years ago
- STM32F407 + Spartan6 combo with high speed USB TMC interface☆25Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆24Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- Yet Another XC7Z010 Board☆17Updated 2 years ago
- ☆15Updated 4 years ago
- AVR Core☆12Updated 10 years ago
- 4-Layer XC7Z010 DDR3 Layout☆14Updated 2 years ago
- Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA☆25Updated 7 years ago
- ☆17Updated 9 years ago
- Open Source Layouts, Footprints, Schematics, Libraries, ... for Cadence Products☆11Updated 2 years ago
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆8Updated 2 years ago
- an sata controller using smallest resource.☆15Updated 10 years ago
- USB serial device (CDC-ACM)☆36Updated 4 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- PID controller with FPGA hardware☆18Updated 5 years ago
- Chibios-based ebike controller☆15Updated 4 months ago
- turbo 8051☆28Updated 7 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆28Updated 4 years ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Updated 10 years ago
- PulseRain FP51 MCU, with peripherals☆13Updated 6 years ago
- ☆46Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆27Updated 3 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆12Updated 7 years ago
- ☆20Updated 2 years ago