witmemtech / CIM-Technical-Papers-Collection
Computing in memory optimizes data handling by performing operations directly in memory, ideal for high-speed data processing needs. This compilation highlights its technologies and applications, offering a concise overview for professionals in the field.
☆14Updated 4 months ago
Alternatives and similar repositories for CIM-Technical-Papers-Collection:
Users that are interested in CIM-Technical-Papers-Collection are comparing it to the libraries listed below
- A co-design architecture on sparse attention☆50Updated 3 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆78Updated last week
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆25Updated last year
- An Automatic Synthesis Tool for PIM-based CNN Accelerators.☆11Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆161Updated 4 months ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆17Updated 11 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆29Updated 10 months ago
- ☆64Updated last month
- ☆43Updated 3 years ago
- ☆16Updated 10 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆61Updated 3 weeks ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆28Updated last year
- ☆49Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆65Updated 2 weeks ago
- ☆23Updated this week
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆62Updated last year
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆124Updated last year
- Open-source of MSD framework☆16Updated last year
- ☆28Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆7Updated this week
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆33Updated 2 weeks ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆56Updated last month
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- ☆94Updated last year
- ☆26Updated 3 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆143Updated last year
- ☆27Updated 3 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated last week