openXC7 / demo-projects
Demo projects for various Kintex FPGA boards
☆53Updated 10 months ago
Alternatives and similar repositories for demo-projects:
Users that are interested in demo-projects are comparing it to the libraries listed below
- ☆45Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Collection of projects for various FPGA development boards☆44Updated 11 months ago
- ☆35Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Portable HyperRAM controller☆54Updated 4 months ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆106Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Experimental flows using nextpnr for Xilinx devices☆42Updated this week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆71Updated 10 months ago
- Nitro USB FPGA core☆84Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆41Updated 3 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆56Updated 4 years ago
- I want to learn [n]Migen.☆40Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated last month
- USB DFU bootloader gateware / firmware for FPGAs☆65Updated 6 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated last year
- ☆68Updated 8 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆54Updated last year
- Wishbone interconnect utilities☆39Updated 2 months ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 11 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- ☆108Updated 2 years ago