Simulation VCD waveform viewer, using old Motif UI
☆28Apr 8, 2023Updated 2 years ago
Alternatives and similar repositories for dinotrace
Users that are interested in dinotrace are comparing it to the libraries listed below
Sorting:
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- ☆15Sep 29, 2025Updated 4 months ago
- Python classes to create agnostic wave files for HDL simulator viewer☆12Mar 8, 2020Updated 5 years ago
- VCD (Value Change Dump) Tracing for C++☆14Updated this week
- ☆18Sep 16, 2020Updated 5 years ago
- ☆18Jul 9, 2025Updated 7 months ago
- ☆15Oct 24, 2019Updated 6 years ago
- KiCad PCB project of Logic Analyzer☆47Jan 3, 2021Updated 5 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Simple script for animated GIF viewing using sixels☆22Nov 5, 2021Updated 4 years ago
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- Library of FPGA architectures☆30Jan 6, 2026Updated last month
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- 8-Port RS232 to Ethernet Server☆23Apr 13, 2022Updated 3 years ago
- Tools to monitor development of specs across groups☆30Updated this week
- Tiny PicoProbe PCB☆25Feb 25, 2023Updated 3 years ago
- FPGA development in PlatformIO, using the Icestorm opensource toolchain☆21Oct 22, 2016Updated 9 years ago
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated 3 weeks ago
- ☆23Jul 18, 2016Updated 9 years ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 2 months ago
- ☆26Jun 21, 2019Updated 6 years ago
- ☆31Updated this week
- ☆26Sep 3, 2020Updated 5 years ago
- Test dashboard for verification features in Verilator☆30Updated this week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Read-only mirror of the official repo at git://sigrok.org/libsigrokdecode. Pull requests welcome. Please file bugreports at sigrok.org/b…☆127Oct 13, 2024Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- USB DFU bootloader gateware / firmware for FPGAs☆70Jan 30, 2026Updated 3 weeks ago
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆67Oct 19, 2025Updated 4 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Updated this week
- Initial version of DSLogic-fw based on keil☆39Jul 21, 2014Updated 11 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆37Feb 16, 2026Updated last week
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- A MQTT Client for ComputerCraft☆10Jan 27, 2024Updated 2 years ago
- 4k Mixed Reality headset☆38Oct 7, 2017Updated 8 years ago