Simulation VCD waveform viewer, using old Motif UI
☆28Apr 8, 2023Updated 3 years ago
Alternatives and similar repositories for dinotrace
Users that are interested in dinotrace are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Jun 4, 2021Updated 5 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- ☆18Jul 9, 2025Updated last year
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Python classes to create agnostic wave files for HDL simulator viewer☆13Updated this week
- Tools to convert Kicad intermediate netlist to HDL block diagram netlist☆12Jul 21, 2016Updated 10 years ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- Simple script for animated GIF viewing using sixels☆23Nov 5, 2021Updated 4 years ago
- Test dashboard for verification features in Verilator☆34Updated this week
- Mutation Cover with Yosys (MCY)☆96Updated this week
- DEC PDP-11 object file translator / linker☆14Sep 13, 2025Updated 10 months ago
- LXI/HTTP capture of screenshots & data from bench test kit☆13May 28, 2020Updated 6 years ago
- bpm.is sauce☆10Nov 5, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VCD (Value Change Dump) Tracing for C++☆15Apr 30, 2026Updated 3 months ago
- HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.☆13Nov 14, 2019Updated 6 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- DEC PDP-11/VAX-11 TU58 drive emulator☆20Feb 18, 2025Updated last year
- FPGA based PDP-8/i clone in verilog. Includes several TSS/8 sources and utiltities to build from source☆25Jan 2, 2016Updated 10 years ago
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago
- ☆24Updated this week
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆42Aug 1, 2026Updated last week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆16Sep 11, 2018Updated 7 years ago
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 2 months ago
- Combined software for Linux-to-UNIBUS "UniBone" and Linux-to-QBUS bridge "QBone"☆22Jul 29, 2026Updated last week
- Apache NuttX RTOS on FPGA☆16Feb 20, 2024Updated 2 years ago
- BabbleSim base/common components. Any BabbleSim user will want some of these.☆18Jul 8, 2026Updated last month
- Alliance VLSI CAD Tools (LIP6)☆23Dec 11, 2025Updated 7 months ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- Blinking Led Project☆10Aug 29, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆132Mar 6, 2026Updated 5 months ago
- A continuation of the fxload tool from linux-hotplug.☆22Dec 6, 2017Updated 8 years ago
- A Z80 CPU implemented in Chisel.☆11Sep 20, 2020Updated 5 years ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 5 months ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago