Simulation VCD waveform viewer, using old Motif UI
☆28Apr 8, 2023Updated 3 years ago
Alternatives and similar repositories for dinotrace
Users that are interested in dinotrace are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- Project Peppercorn GateMate Test Cases☆15Feb 25, 2026Updated last month
- ☆12Jun 4, 2021Updated 4 years ago
- ☆17Jun 5, 2024Updated last year
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆18Jul 9, 2025Updated 9 months ago
- Python classes to create agnostic wave files for HDL simulator viewer☆12Mar 8, 2020Updated 6 years ago
- Simple script for animated GIF viewing using sixels☆23Nov 5, 2021Updated 4 years ago
- Mutation Cover with Yosys (MCY)☆91Mar 4, 2026Updated last month
- Tools to convert Kicad intermediate netlist to HDL block diagram netlist☆12Jul 21, 2016Updated 9 years ago
- DEC PDP-11 object file translator / linker☆13Sep 13, 2025Updated 6 months ago
- LXI/HTTP capture of screenshots & data from bench test kit☆13May 28, 2020Updated 5 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- bpm.is sauce☆10Nov 5, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.☆13Nov 14, 2019Updated 6 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- Xilinx Unisim Library in Verilog☆88Jul 22, 2020Updated 5 years ago
- FPGA based PDP-8/i clone in verilog. Includes several TSS/8 sources and utiltities to build from source☆25Jan 2, 2016Updated 10 years ago
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆16Sep 11, 2018Updated 7 years ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 4 months ago
- Library of FPGA architectures☆31Mar 9, 2026Updated last month
- ☆18Sep 16, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Combined software for Linux-to-UNIBUS "UniBone" and Linux-to-QBUS bridge "QBone"☆21Aug 15, 2025Updated 7 months ago
- BabbleSim base/common components. Any BabbleSim user will want some of these.☆17Mar 10, 2026Updated 3 weeks ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Filesharing between DEC PDP-11 and modern hardware over tape emulator☆25Mar 2, 2026Updated last month
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- XXDP was, and remains, the PDP-11 diagnostic operating system. This project attempts to recover XXDP sources and documents.☆30Dec 11, 2022Updated 3 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- Longan Nano board(GD32VF103) examples, in Rust, under macOS. Bad Apple included.☆12Dec 15, 2020Updated 5 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- Blinking Led Project☆10Aug 29, 2023Updated 2 years ago
- Distributes web framework.☆18Oct 10, 2014Updated 11 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- A continuation of the fxload tool from linux-hotplug.☆23Dec 6, 2017Updated 8 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆130Mar 6, 2026Updated last month
- Generate testbench for your verilog module.☆39Apr 3, 2018Updated 8 years ago