veripool / dinotraceLinks
Simulation VCD waveform viewer, using old Motif UI
☆27Updated 2 years ago
Alternatives and similar repositories for dinotrace
Users that are interested in dinotrace are comparing it to the libraries listed below
Sorting:
- IRSIM switch-level simulator for digital circuits☆35Updated last week
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- 5-stage RISC-V CPU, originally developed for RISCBoy☆34Updated 2 years ago
- ☆61Updated 2 years ago
- ☆27Updated 6 years ago
- Virtual Development Board☆64Updated 3 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- Digital Circuit rendering engine☆39Updated 3 months ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- GDB server to debug CPU simulation waveform traces☆43Updated 3 years ago
- Export netlists from Yosys to DigitalJS☆54Updated 3 months ago
- SoftCPU/SoC engine-V☆55Updated 8 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆26Updated last month
- simple wishbone client to read buttons and write leds☆19Updated last year
- A bit-serial CPU☆19Updated 6 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 5 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 4 months ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆29Updated 6 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated last year
- Spen's Official OpenOCD Mirror☆50Updated 8 months ago
- wavedrom to verilog converter☆16Updated 4 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- Template project for LiteX-based SoCs☆20Updated 5 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 3 years ago
- sample VCD files☆39Updated 2 months ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆34Updated 7 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago