Simulation VCD waveform viewer, using old Motif UI
☆28Apr 8, 2023Updated 3 years ago
Alternatives and similar repositories for dinotrace
Users that are interested in dinotrace are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Jun 4, 2021Updated 5 years ago
- ☆17Jun 5, 2024Updated 2 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 5 years ago
- ☆19Jul 9, 2025Updated last year
- Project Peppercorn GateMate Test Cases☆19Sep 29, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Python classes to create agnostic wave files for HDL simulator viewer☆14Updated this week
- Tools to convert Kicad intermediate netlist to HDL block diagram netlist☆12Jul 21, 2016Updated 10 years ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- Simple script for animated GIF viewing using sixels☆21Nov 5, 2021Updated 4 years ago
- Test dashboard for verification features in Verilator☆35Updated this week
- Mutation Cover with Yosys (MCY)☆100Sep 9, 2026Updated last month
- DEC PDP-11 object file translator / linker☆14Sep 4, 2026Updated last month
- GUI for SymbiYosys☆19Aug 4, 2026Updated 2 months ago
- LXI/HTTP capture of screenshots & data from bench test kit☆13May 28, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- bpm.is sauce☆10Nov 5, 2021Updated 4 years ago
- HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.☆13Nov 14, 2019Updated 6 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- DEC PDP-11/VAX-11 TU58 drive emulator☆20Feb 18, 2025Updated last year
- FPGA based PDP-8/i clone in verilog. Includes several TSS/8 sources and utiltities to build from source☆25Jan 2, 2016Updated 10 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆16Sep 11, 2018Updated 8 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Basic VCD comparison tool, for Verilator testing☆24Feb 24, 2026Updated 7 months ago
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 4 months ago
- Combined software for Linux-to-UNIBUS "UniBone" and Linux-to-QBUS bridge "QBone"☆23Sep 8, 2026Updated last month
- Apache NuttX RTOS on FPGA☆16Feb 20, 2024Updated 2 years ago
- ☆18Sep 16, 2020Updated 6 years ago
- Longan Nano board(GD32VF103) examples, in Rust, under macOS. Bad Apple included.☆12Dec 15, 2020Updated 5 years ago
- ☆27Sep 3, 2020Updated 6 years ago
- Alliance VLSI CAD Tools (LIP6)☆24Aug 28, 2026Updated last month
- Z80 Protocol Decoder (for logic analysis capture files)☆27May 26, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆39Jan 11, 2023Updated 3 years ago
- Blinking Led Project☆10Aug 29, 2023Updated 3 years ago
- The tiniest standalone script to make a window on MacOS☆12Jan 21, 2023Updated 3 years ago
- Generate testbench for your verilog module.☆40Apr 3, 2018Updated 8 years ago
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆71Oct 19, 2025Updated 11 months ago