Ruby Hardware Description Language
☆15Mar 13, 2013Updated 12 years ago
Alternatives and similar repositories for RHDL
Users that are interested in RHDL are comparing it to the libraries listed below
Sorting:
- Bulk scrape and download datasheets from various vendors (insult)☆14Aug 10, 2021Updated 4 years ago
- Simple SigmaJS based graph viewer☆17Nov 18, 2025Updated 3 months ago
- Kicad Library to pretify your schematic with pride flags.☆16Nov 13, 2022Updated 3 years ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- ☆16Jun 13, 2021Updated 4 years ago
- Userscript that introduces some user experience enhancements to the Nixpkgs and the NixOS manuals☆13Oct 16, 2023Updated 2 years ago
- An architecture module for Binary Ninja to support msp430☆18Aug 23, 2024Updated last year
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Re-coded Gowin GW1N primitives for Verilator use☆21Aug 19, 2022Updated 3 years ago
- HDL development environment on Nix.☆26Oct 23, 2024Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Updated this week
- Verilog Language Extension for Visual Studio☆20Jan 14, 2026Updated last month
- ☆28Dec 15, 2025Updated 2 months ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- An implementation of the Bottom encoding format in Nix☆27Nov 21, 2025Updated 3 months ago
- ☆27Jan 16, 2022Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆28Jan 17, 2026Updated last month
- A Just-In-Time Compiler for Verilog from VMware Research☆24Dec 14, 2020Updated 5 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Fegeya Elitebuild, small, powerful build system. Written in Rust.☆28Aug 1, 2024Updated last year
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- [New Version] This is FAT32 FileSystem Library, which is #![no_std] and does not use alloc.☆31Oct 6, 2021Updated 4 years ago
- A crate to make drawing in a buffer of pixels easy!☆32Apr 13, 2025Updated 10 months ago
- Lift enum variants to the type-level.☆32Mar 13, 2021Updated 4 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Création d'étiquettes pour tableau électrique☆36Jul 23, 2025Updated 7 months ago
- Generic exploit for all version 7 (maybe others) LM32-based AMD SMU's used in APUs (and probably works on GPUs too)☆39Aug 15, 2023Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- Music Player with a familiar look! Ladies and Gentlemen, it's Winamp, for Android! [Disclaimer: This is not WInamp. All trademarks are c…☆15Aug 25, 2025Updated 6 months ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- Rust library for HDD-aware directory traversal☆48Mar 18, 2021Updated 4 years ago
- macOS configuration files☆11Jul 11, 2025Updated 7 months ago
- An open-source scoreboard for Touhou games.☆11Feb 16, 2026Updated 2 weeks ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- INACTIVE - Hubs Bot lambda☆10Jul 22, 2024Updated last year