Ruby Hardware Description Language
☆15Mar 13, 2013Updated 13 years ago
Alternatives and similar repositories for RHDL
Users that are interested in RHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Bulk scrape and download datasheets from various vendors (insult)☆14Aug 10, 2021Updated 4 years ago
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 4 months ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- Dead simple, single file, tiny byte formatter☆18Aug 23, 2022Updated 3 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Experimental non-enumerable trie for stuff like domains☆14May 18, 2020Updated 6 years ago
- Simple SigmaJS based graph viewer☆18Nov 18, 2025Updated 7 months ago
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 3 years ago
- Verilog Language Extension for Visual Studio☆20Updated this week
- bpm.is sauce☆10Nov 5, 2021Updated 4 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆23Dec 14, 2020Updated 5 years ago
- ☆16Jun 13, 2021Updated 5 years ago
- Models for authenticated key exchange in Tamarin☆12Oct 9, 2019Updated 6 years ago
- Userscript that introduces some user experience enhancements to the Nixpkgs and the NixOS manuals☆14Oct 16, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- CologneChip GateMate FPGA Module: GMM-7550☆36Jan 17, 2026Updated 5 months ago
- Kicad Library to pretify your schematic with pride flags.☆16Nov 13, 2022Updated 3 years ago
- A tool for the automatic generation of Isabelle/HOL correctness proofs for security protocols.☆19Jun 21, 2015Updated 11 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆34Oct 15, 2024Updated last year
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆45Jun 16, 2026Updated 2 weeks ago
- ☆11Apr 9, 2022Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- ☆12Jun 4, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- sodium-javascript with experimental support for xchacha20 and kx☆17May 15, 2020Updated 6 years ago
- ☆29Dec 15, 2025Updated 6 months ago
- Specification and Analysis for Requirements Tool☆10Mar 31, 2016Updated 10 years ago
- A tool for translating imperative programs to CSP.☆13Feb 7, 2017Updated 9 years ago
- A domain specific language for requirements engineering. Besides the DSL, the REL framework contains Python integration, and a Visual Stu…☆11Apr 24, 2022Updated 4 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 2 months ago
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated 2 weeks ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- Longan Nano board(GD32VF103) examples, in Rust, under macOS. Bad Apple included.☆12Dec 15, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Blinking Led Project☆10Aug 29, 2023Updated 2 years ago
- HDL development environment on Nix.☆26Oct 23, 2024Updated last year
- Proof of concept code for VoteAgain paper☆10Jul 23, 2023Updated 2 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- ☆10Oct 15, 2021Updated 4 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year