hamsternz / MMCM_GPSDOLinks
An all-digital GPS disciplined oscillator using MMCM phase shift.
☆30Updated 2 years ago
Alternatives and similar repositories for MMCM_GPSDO
Users that are interested in MMCM_GPSDO are comparing it to the libraries listed below
Sorting:
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- ☆45Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 5 months ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆29Updated last year
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆80Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated 3 weeks ago
- LiteX development baseboards arround the SQRL Acorn.☆66Updated 3 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Collection of projects for various FPGA development boards☆45Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆39Updated 5 years ago
- Small footprint and configurable SPI core☆42Updated this week
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- Prototype phase noise analyzer☆20Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Artix7 SOM☆18Updated 9 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago