corelab-src / occamyLinks
☆13Updated 2 years ago
Alternatives and similar repositories for occamy
Users that are interested in occamy are comparing it to the libraries listed below
Sorting:
- ☆14Updated last year
- ☆22Updated 11 months ago
- ☆25Updated last year
- EQueue Dialect☆42Updated 4 years ago
- ☆15Updated 2 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆31Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- Fibertree emulator☆16Updated last year
- ☆14Updated 4 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆47Updated 3 years ago
- This repository is a meta package to provide Samsung OneMCC (Memory-Centric Computing) infrastructure.☆32Updated 2 months ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- ☆36Updated 4 years ago
- agile hardware-software co-design☆52Updated 4 years ago
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- ☆28Updated 2 years ago
- ☆32Updated 4 years ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆25Updated last year
- FRAME: Fast Roofline Analytical Modeling and Estimation☆39Updated 2 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆13Updated last year
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆46Updated 6 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆16Updated 3 months ago