Alternatives and similar repositories for ParKissat-RS

Users that are interested in ParKissat-RS are comparing it to the libraries listed below

• shaowei-cai-group / EasySAT
  A Simple CDCL Solver
  ☆29Updated 2 years ago
• mgudemann / iimc
  ☆13Updated 7 years ago
• z11i / pysat
  Simple SAT solver with CDCL implemented in Python
  ☆17Updated 2 years ago
• hadarshavit / revisiting_satzilla
  SATZilla SAT feature extraction tool
  ☆10Updated last year
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• jar-ben / mustool
  ☆15Updated 2 years ago
• ryanzhangfan / NeuroSAT
  PyTorch implementation of NeuroSAT
  ☆28Updated 2 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆33Updated last year
• maximaximal / Paracooba
  Distributed and ressource elastic cube-and-conquer SAT & QBF solver
  ☆19Updated 2 years ago
• lip6 / painless
  A framework to ease parallelization of sequential SAT solvers
  ☆19Updated 2 months ago
• amahzoon / genmul
  ☆16Updated 4 years ago
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 6 years ago
• HybridCEC / Hybrid-CEC
  A high-efficiency hybrid solving CEC algorithm
  ☆12Updated 2 years ago
• yaohsiaopid / rtl2uspec
  ☆11Updated 2 weeks ago
• Simewu / top-SAT-solvers-2021
  The top three SAT solvers of 2021: kissat-MAB, lstech_maple, and kissat_gb.
  ☆21Updated 4 months ago
• lijwen2748 / simplecar
  ☆15Updated 2 years ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆25Updated 2 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated 2 months ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated 2 weeks ago
• panhomyoung / phySAT
  Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.
  ☆16Updated last year
• ByronHsu / FRAIGs
  C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.
  ☆10Updated 4 years ago
• mvcisback / py-aiger
  py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).
  ☆47Updated 6 months ago
• arminbiere / gimsatul
  ☆34Updated 2 weeks ago
• marijnheule / CnC
  Cube-and-Conquer SAT solver
  ☆36Updated this week
• JKomp / AIGER
  Python version of tools to work with AIG formatted files
  ☆12Updated last month
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆20Updated 3 months ago
• FlorentAvellaneda / EvalMaxSAT
  State-of-the-art MaxSAT Solver & Library Based on Unsat Core Guided Techniques
  ☆19Updated 2 months ago
• amahzoon / RevSCA-2.0
  ☆10Updated 5 years ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆15Updated 6 years ago
• cure-lab / DeepGate2
  ☆15Updated 2 years ago