shaowei-cai-group / ParKissat-RSLinks
Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)
☆25Updated 2 years ago
Alternatives and similar repositories for ParKissat-RS
Users that are interested in ParKissat-RS are comparing it to the libraries listed below
Sorting:
- ☆14Updated 7 years ago
- A Simple CDCL Solver☆33Updated 2 years ago
- An advanced circuit-based sat solver☆35Updated 8 months ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆133Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- SATZilla SAT feature extraction tool☆11Updated last year
- Random Generator of Btor2 Files☆10Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 years ago
- A framework to ease parallelization of sequential SAT solvers☆26Updated 5 months ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆48Updated 10 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- Distributed and ressource elastic cube-and-conquer SAT & QBF solver☆20Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- Cube-and-Conquer SAT solver☆37Updated 3 months ago
- Python version of tools to work with AIG formatted files☆12Updated 5 months ago
- BTOR2 MLIR project☆26Updated last year
- ☆35Updated 3 months ago
- Simple SAT solver with CDCL implemented in Python☆18Updated 2 years ago
- ☆18Updated 4 years ago
- AIGER And-Inverter-Graph Library☆88Updated 2 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆15Updated 3 years ago
- Integer Multiplier Generator for Verilog☆23Updated 3 months ago
- ☆12Updated 2 years ago
- ☆15Updated 2 years ago
- ☆19Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 3 months ago
- A generic parser and tool package for the BTOR2 format.☆43Updated last month
- A C++ Toolkit for Encoding Pseudo-Boolean Constraints into CNF☆22Updated last year
- Reads a state transition system and performs property checking☆88Updated last month