Alternatives and similar repositories for ParKissat-RS

Users that are interested in ParKissat-RS are comparing it to the libraries listed below

• shaowei-cai-group / EasySAT
  A Simple CDCL Solver
  ☆36Updated 2 years ago
• shaowei-cai-group / X-SAT
  An advanced circuit-based sat solver
  ☆36Updated 11 months ago
• hadarshavit / revisiting_satzilla
  SATZilla SAT feature extraction tool
  ☆11Updated last week
• mgudemann / iimc
  ☆14Updated 8 years ago
• lip6 / painless
  A framework to ease parallelization of sequential SAT solvers
  ☆30Updated last week
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆41Updated last year
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated 2 years ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆26Updated last month
• jar-ben / mustool
  ☆14Updated 2 years ago
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆13Updated last year
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 6 years ago
• HybridCEC / Hybrid-CEC
  A high-efficiency hybrid solving CEC algorithm
  ☆14Updated 2 years ago
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆17Updated 3 years ago
• ByronHsu / FRAIGs
  C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.
  ☆10Updated 5 years ago
• z11i / pysat
  Simple SAT solver with CDCL implemented in Python
  ☆19Updated 3 years ago
• yaohuicai / smoothe-artifact
  ☆17Updated 5 months ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated 6 months ago
• muhos / ParaFROST
  A Parallel SAT Solver with GPU Accelerated Inprocessing
  ☆138Updated last month
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆97Updated 2 weeks ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆46Updated 4 months ago
• SPbSAT / cirbo
  ☆32Updated this week
• amahzoon / genmul
  ☆19Updated 5 years ago
• ckchengucsd / SMTCellUCSD
  Cell Layout Generation for DTCO/STCO Exploration Toolkit
  ☆21Updated 8 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated 2 years ago
• cornell-zhang / eqmap
  Using e-graphs for logic synthesis
  ☆30Updated this week
• fangwenji / tacas23-wasim
  ☆13Updated 3 years ago
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆89Updated 4 months ago
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆31Updated 6 years ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆85Updated this week
• maximaximal / Paracooba
  Distributed and ressource elastic cube-and-conquer SAT & QBF solver
  ☆20Updated 3 years ago