FlightLLM / flightllm_test_demoLinks
☆23Updated last year
Alternatives and similar repositories for flightllm_test_demo
Users that are interested in flightllm_test_demo are comparing it to the libraries listed below
Sorting:
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- A survey on Hardware Accelerated LLMs☆52Updated 4 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- ☆91Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆120Updated 3 months ago
- Machine-Learning Accelerator System Exploration Tools☆166Updated last week
- ☆34Updated 4 years ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆120Updated last year
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆93Updated 9 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆32Updated 2 months ago
- ☆37Updated 3 years ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- ☆41Updated 5 months ago
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- ☆45Updated 3 years ago
- ☆53Updated 2 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆22Updated 6 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆66Updated 4 months ago
- PyTorch model to RTL flow for low latency inference☆126Updated last year
- ☆71Updated 2 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated last year
- ☆71Updated 5 years ago
- Torch2Chip (MLSys, 2024)☆51Updated 2 months ago