FlightLLM / flightllm_test_demoLinks
☆26Updated last year
Alternatives and similar repositories for flightllm_test_demo
Users that are interested in flightllm_test_demo are comparing it to the libraries listed below
Sorting:
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- A survey on Hardware Accelerated LLMs☆59Updated 6 months ago
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- FRAME: Fast Roofline Analytical Modeling and Estimation☆37Updated last year
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆124Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- Machine-Learning Accelerator System Exploration Tools☆173Updated 2 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- ☆36Updated 4 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆135Updated 5 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 3 months ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆45Updated 3 months ago
- ☆68Updated 5 months ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆100Updated 11 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- FSA: Fusing FlashAttention within a Single Systolic Array☆33Updated last week
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 4 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆56Updated 4 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆148Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆57Updated last month
- ☆71Updated 5 years ago
- ACM TODAES Best Paper Award, 2022☆25Updated last year