FlightLLM / flightllm_test_demoLinks
☆29Updated last year
Alternatives and similar repositories for flightllm_test_demo
Users that are interested in flightllm_test_demo are comparing it to the libraries listed below
Sorting:
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- ☆37Updated 5 months ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆127Updated last year
- A DSL for Systolic Arrays☆81Updated 6 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated this week
- A survey on Hardware Accelerated LLMs☆59Updated 8 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 2 months ago
- ☆16Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆155Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆63Updated last month
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 6 months ago
- Machine-Learning Accelerator System Exploration Tools☆176Updated last week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆64Updated 6 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆146Updated 7 months ago
- ☆71Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆200Updated 5 years ago
- Allo: A Programming Model for Composable Accelerator Design☆279Updated this week
- NeuraLUT-Assemble☆41Updated last month
- ACM TODAES Best Paper Award, 2022☆28Updated last year
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆103Updated last year
- ☆35Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆103Updated last year
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago