☆21Nov 12, 2025Updated 6 months ago
Alternatives and similar repositories for Drone-OA-IREE-ViT-Accelerator
Users that are interested in Drone-OA-IREE-ViT-Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- g.Pype SDK☆39Feb 20, 2026Updated 3 months ago
- ☆27Dec 5, 2025Updated 5 months ago
- CVA6 softcore contest☆24Apr 17, 2026Updated last month
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Gatsby starter for creating notes organised by subject and topic☆10Dec 3, 2018Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Automated Large-Scale PIC Routing (accepted at ISPD 2025)☆36Jan 13, 2026Updated 4 months ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated last week
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆14Apr 28, 2026Updated 3 weeks ago
- ☆29Apr 2, 2026Updated last month
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- Application for solving and visualising discrete structures related exercises☆18Dec 8, 2023Updated 2 years ago
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated last year
- ultical - new and shiny☆11Dec 19, 2025Updated 5 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆19Jul 28, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- Digital IC design and vlsi notes☆14Jun 24, 2020Updated 5 years ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 4 years ago
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆12Feb 7, 2021Updated 5 years ago
- ☆22Jun 20, 2024Updated last year
- Pixel-perfect AI art, fast☆55Oct 11, 2025Updated 7 months ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 3 months ago
- Streaming video over USB using FT232H and Cyclone IV FPGA.☆15Feb 26, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Pulumi plugin for Backstage☆27Jan 28, 2026Updated 3 months ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- The oecher.info website with corona data based on python3 and vue.js☆17Feb 4, 2022Updated 4 years ago
- Realtime depth map 🏞️ generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions.☆21Feb 8, 2023Updated 3 years ago
- ESL-CGRA-simulator☆20Apr 10, 2026Updated last month
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- ☆69Updated this week
- Successfully training approximations to full-rank matrices for efficiency in deep learning.☆16Jan 5, 2021Updated 5 years ago
- Implementation of hardware cores—including encryption, PRNGs, DSP modules, and accelerators—developed in pure Verilog for reference. Each…☆51Dec 29, 2025Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- Github page for SSDFA☆11Jan 28, 2020Updated 6 years ago
- ☆12Jan 27, 2017Updated 9 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- SIGMOD Contest 2025 Winning Solution☆59Dec 7, 2025Updated 5 months ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- Code accompanying our paper "Finding trainable sparse networks through Neural Tangent Transfer" to be published at ICML-2020.☆13Jun 14, 2020Updated 5 years ago