☆24Nov 12, 2025Updated 9 months ago
Alternatives and similar repositories for Drone-OA-IREE-ViT-Accelerator
Users that are interested in Drone-OA-IREE-ViT-Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated 2 years ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- ESL-CGRA-simulator☆22Apr 10, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Updated this week
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 3 weeks ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 2 months ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- MLIR-in as a compiler stack for ucb-bar☆18Updated this week
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Automated Large-Scale PIC Routing (accepted at ISPD 2025)☆38Jan 13, 2026Updated 7 months ago
- NGSPICE Simulation of CMOS Circuits☆20Jun 6, 2023Updated 3 years ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆93Updated this week
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated last year
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 5 months ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- Embedded Box, containerized development environments for embedded and FPGA designers☆18Jul 4, 2026Updated last month
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Streaming video over USB using FT232H and Cyclone IV FPGA.☆15Feb 26, 2023Updated 3 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- ☆16Aug 21, 2019Updated 6 years ago
- Github page for SSDFA☆11Jan 28, 2020Updated 6 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 7 years ago
- Replace Tcl scripting with Python☆18Apr 3, 2026Updated 4 months ago
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 11 months ago
- Good Technology Standard (GTS:2019-DRAFT-1)☆15Dec 28, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Jan 27, 2017Updated 9 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- A simple patch librarian for the Yamaha Reface DX synthesizer☆16Jan 22, 2022Updated 4 years ago
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 5 years ago
- Code accompanying our paper "Finding trainable sparse networks through Neural Tangent Transfer" to be published at ICML-2020.☆13Jun 14, 2020Updated 6 years ago
- ☆11Sep 14, 2020Updated 5 years ago
- ☆22Oct 20, 2025Updated 9 months ago