Xilinx / RFSoC-PYNQLinks
Python productivity for RFSoC platforms
☆85Updated last month
Alternatives and similar repositories for RFSoC-PYNQ
Users that are interested in RFSoC-PYNQ are comparing it to the libraries listed below
Sorting:
- PYNQ example of using the RFSoC as a QPSK transceiver.☆109Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆25Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆57Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆88Updated last year
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆31Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆40Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- Board repo for the ZCU216 RFSOC☆31Updated 3 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆25Updated 4 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆246Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆127Updated last month
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆39Updated last year
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- ☆19Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆87Updated 11 months ago
- Repository for FPGA projects☆57Updated 3 weeks ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- Vitis Model Composer Examples and Tutorials☆112Updated last week
- Dual-Mode PSK Transceiver on SDR With FPGA☆49Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆72Updated last month
- RTL implementation of components for DVB-S2☆130Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆64Updated last month
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆78Updated 2 years ago