Xilinx / RFSoC-PYNQ
Python productivity for RFSoC platforms
☆57Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for RFSoC-PYNQ
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆31Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆15Updated 5 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆91Updated last year
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆26Updated last year
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆20Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆69Updated 4 months ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆56Updated 4 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- Demonstration of Automatic Gain Control with PYNQ☆11Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- ☆18Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆20Updated last year
- Companion Jupyter Notebooks for the RFSoC-Book.☆147Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆37Updated 2 years ago
- Board files to build the ZCU111 PYNQ image☆17Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆50Updated 3 years ago
- Vivado build system☆71Updated this week
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆62Updated 5 months ago
- Vitis Model Composer Examples and Tutorials☆75Updated this week
- ☆40Updated 8 months ago
- Repository for FPGA projects☆43Updated last month
- This repository includes the source codes for the mmWave SDR developed at the University of South Carolina for the AERPAW at NCSU for wir…☆41Updated 2 months ago
- Extensible FPGA control platform☆54Updated last year
- ☆24Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆21Updated last month
- JESD204b modules in VHDL☆29Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆99Updated 10 months ago