Avnet / ZUBoard_1CG-PYNQ
☆13Updated last year
Alternatives and similar repositories for ZUBoard_1CG-PYNQ
Users that are interested in ZUBoard_1CG-PYNQ are comparing it to the libraries listed below
Sorting:
- OscillatorIMP ecosystem FPGA IP sources☆27Updated last month
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆36Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆57Updated this week
- The Strathclyde RFSoC Studio Installer for PYNQ.☆31Updated 2 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated 5 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- ☆41Updated last year
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 3 years ago
- Demonstration of Automatic Gain Control with PYNQ☆13Updated 2 years ago
- Python productivity for RFSoC platforms☆68Updated 11 months ago
- ☆19Updated last month
- A collection of Opal Kelly provided design resources☆16Updated 2 months ago
- Small footprint and configurable JESD204B core☆42Updated 3 weeks ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆20Updated 5 years ago
- ☆36Updated 7 months ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- Slides and material for Xilinx bootcamp☆21Updated 3 years ago
- Open FPGA Modules☆23Updated 7 months ago
- ☆19Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 3 years ago
- ☆41Updated 2 years ago
- ☆30Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated 3 weeks ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆43Updated last year
- An RFSoC Frequency Planner developed using Python.☆27Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆64Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated this week
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago