strath-sdr / RFSoC-BookLinks
Companion Jupyter Notebooks for the RFSoC-Book.
☆229Updated 2 years ago
Alternatives and similar repositories for RFSoC-Book
Users that are interested in RFSoC-Book are comparing it to the libraries listed below
Sorting:
- PYNQ example of using the RFSoC as a QPSK transceiver.☆107Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆85Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆51Updated 2 years ago
- Python productivity for RFSoC platforms☆79Updated 2 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆119Updated last year
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 4 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆210Updated 4 months ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- The USRP™ Hardware Driver FPGA Repository☆293Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆30Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆23Updated 9 months ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆29Updated 3 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆37Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- RTL implementation of components for DVB-S2☆123Updated 2 years ago
- Python interfaces for ADI hardware with IIO drivers (aka peyote)☆194Updated this week
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆27Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆63Updated 5 months ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆41Updated 11 months ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆119Updated 2 months ago
- ☆20Updated 8 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- Repository for FPGA projects☆56Updated 10 months ago
- A configurable C++ generator of pipelined Verilog FFT cores☆246Updated last year
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆433Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆85Updated 8 months ago