strath-sdr / RFSoC-BookLinks
Companion Jupyter Notebooks for the RFSoC-Book.
☆184Updated last year
Alternatives and similar repositories for RFSoC-Book
Users that are interested in RFSoC-Book are comparing it to the libraries listed below
Sorting:
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆62Updated 4 years ago
- Python productivity for RFSoC platforms☆72Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆79Updated 11 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆104Updated 11 months ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆36Updated 8 months ago
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆19Updated 6 months ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆207Updated last month
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆67Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆35Updated 7 months ago
- RTL implementation of components for DVB-S2☆119Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆24Updated last year
- The USRP™ Hardware Driver FPGA Repository☆287Updated 3 years ago
- Board repo for the ZCU216 RFSOC☆28Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 6 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆76Updated 4 months ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Python interfaces for ADI hardware with IIO drivers (aka peyote)☆178Updated this week
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- A collection of demonstration digital filters☆152Updated last year
- Verilog digital signal processing components☆139Updated 2 years ago
- A collection of Digital Signal Processing notebooks with a wireless communications theme.☆123Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆61Updated 3 years ago
- Repository for FPGA projects☆51Updated 7 months ago