strath-sdr / RFSoC-Book
Companion Jupyter Notebooks for the RFSoC-Book.
☆174Updated last year
Alternatives and similar repositories for RFSoC-Book:
Users that are interested in RFSoC-Book are comparing it to the libraries listed below
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆76Updated 9 months ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆60Updated 4 years ago
- Python productivity for RFSoC platforms☆67Updated 11 months ago
- An RFSoC Frequency Planner developed using Python.☆25Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆48Updated last year
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆99Updated 10 months ago
- RFSoC QSFP Data Offload Design with GNU Radio☆18Updated 5 months ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆36Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆30Updated 2 years ago
- The USRP™ Hardware Driver FPGA Repository☆284Updated 3 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆34Updated 7 months ago
- A collection of RFSoC introductory notebooks for PYNQ.☆20Updated 3 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆207Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 6 months ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- Board repo for the ZCU216 RFSOC☆26Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆65Updated last year
- RTL implementation of components for DVB-S2☆116Updated last year
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆59Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 5 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆237Updated last year
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆71Updated 3 months ago
- Python interfaces for ADI hardware with IIO drivers (aka peyote)☆168Updated last week
- MATLAB toolbox for ADI transceiver products☆62Updated last month
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆63Updated 2 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆112Updated 4 years ago
- A collection of demonstration digital filters☆150Updated last year