strath-sdr / RFSoC-BookLinks
Companion Jupyter Notebooks for the RFSoC-Book.
☆247Updated 2 years ago
Alternatives and similar repositories for RFSoC-Book
Users that are interested in RFSoC-Book are comparing it to the libraries listed below
Sorting:
- PYNQ example of using the RFSoC as a QPSK transceiver.☆109Updated 2 years ago
- Python productivity for RFSoC platforms☆85Updated 2 months ago
- RFSoC Spectrum Analyser Module on PYNQ.☆90Updated this week
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆40Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆129Updated 3 weeks ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆58Updated 2 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆219Updated 8 months ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- The USRP™ Hardware Driver FPGA Repository☆295Updated 4 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆25Updated last year
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆40Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆50Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆35Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- RTL implementation of components for DVB-S2☆130Updated 2 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆129Updated last month
- Python interfaces for ADI hardware with IIO drivers (aka peyote)☆206Updated this week
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆31Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆64Updated last week
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆88Updated last year
- Board repo for the ZCU216 RFSOC☆31Updated 3 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆450Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆62Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆80Updated 2 years ago
- ☆23Updated 3 months ago
- A configurable C++ generator of pipelined Verilog FFT cores☆251Updated last year
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- IEEE 802.11 OFDM-based transceiver system☆41Updated 8 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year