strath-sdr / rfsoc_notebooksLinks
A collection of RFSoC introductory notebooks for PYNQ.
☆23Updated 3 years ago
Alternatives and similar repositories for rfsoc_notebooks
Users that are interested in rfsoc_notebooks are comparing it to the libraries listed below
Sorting:
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- ☆19Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆14Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆62Updated 4 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆21Updated 7 months ago
- RFSoC Spectrum Analyser Module on PYNQ.☆81Updated 11 months ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆24Updated 2 years ago
- Python productivity for RFSoC platforms☆75Updated this week
- Board repo for the ZCU216 RFSOC☆29Updated 3 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆69Updated 2 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆37Updated 9 months ago
- ☆28Updated last year
- Companion Jupyter Notebooks for the RFSoC-Book.☆188Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆37Updated 8 months ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆16Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆105Updated last year
- Board files to build the ZCU111 PYNQ image☆19Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- Classify modulation of signals☆15Updated 5 years ago
- This repository includes the source codes for the mmWave SDR developed at the University of South Carolina for the AERPAW at NCSU for wir…☆47Updated 9 months ago