strath-sdr / rfsoc_notebooks
A collection of RFSoC introductory notebooks for PYNQ.
☆21Updated 3 years ago
Alternatives and similar repositories for rfsoc_notebooks:
Users that are interested in rfsoc_notebooks are comparing it to the libraries listed below
- An RFSoC Frequency Planner developed using Python.☆27Updated last year
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆48Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆77Updated 10 months ago
- RFSoC QSFP Data Offload Design with GNU Radio☆18Updated 5 months ago
- ☆19Updated 3 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆31Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆36Updated last year
- Python productivity for RFSoC platforms☆67Updated 11 months ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆65Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆13Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆60Updated 4 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆178Updated last year
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆34Updated 8 months ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆27Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆100Updated 10 months ago
- ☆27Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 7 months ago
- ☆41Updated last year
- MATLAB toolbox for ADI transceiver products☆62Updated last month
- RFNoC out-of-tree module for a channelizer☆16Updated 7 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆53Updated last year
- IEEE 802.11 OFDM-based transceiver system☆33Updated 7 years ago
- Polar Codes Implementation on Vhdl☆13Updated 8 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago