strath-sdr / rfsoc_notebooks
A collection of RFSoC introductory notebooks for PYNQ.
☆20Updated 3 years ago
Alternatives and similar repositories for rfsoc_notebooks:
Users that are interested in rfsoc_notebooks are comparing it to the libraries listed below
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆25Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆46Updated last year
- ☆19Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆18Updated 4 months ago
- Python productivity for RFSoC platforms☆66Updated 10 months ago
- RFSoC Spectrum Analyser Module on PYNQ.☆76Updated 9 months ago
- Board repo for the ZCU216 RFSOC☆26Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆60Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆35Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆30Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆63Updated last year
- Companion Jupyter Notebooks for the RFSoC-Book.☆172Updated last year
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆34Updated 7 months ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 6 months ago
- Board files to build the ZCU111 PYNQ image☆18Updated 2 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆52Updated last year
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆99Updated 9 months ago
- ☆27Updated last year
- ☆41Updated last year
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆16Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆56Updated 5 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆22Updated 4 years ago