casper-astro / tutorials_devel
Tutorials available here:
☆37Updated this week
Alternatives and similar repositories for tutorials_devel:
Users that are interested in tutorials_devel are comparing it to the libraries listed below
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- Python productivity for RFSoC platforms☆63Updated 9 months ago
- Software control for CASPER FPGAs☆17Updated 8 months ago
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆21Updated last year
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆28Updated 5 months ago
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated 3 months ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆27Updated 2 years ago
- ☆56Updated 5 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆71Updated 7 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆45Updated last year
- Open-sourcing the PYNQ & RFSoC workshop materials☆58Updated 4 years ago
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆97Updated last year
- Transform the Red Pitaya in an acquisition card☆28Updated 3 years ago
- ☆18Updated 3 years ago
- Repository for FPGA projects☆45Updated 4 months ago
- Board files to build the ZCU111 PYNQ image☆18Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆32Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆55Updated 3 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆161Updated last year
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated 2 months ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆26Updated 4 months ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Implementation of tappped delay line TDC on FPGA☆13Updated 2 years ago