Xilinx / RFSoC2x2-PYNQLinks
RFSoC2x2 board repo for PYNQ
☆17Updated 3 years ago
Alternatives and similar repositories for RFSoC2x2-PYNQ
Users that are interested in RFSoC2x2-PYNQ are comparing it to the libraries listed below
Sorting:
- An RFSoC Frequency Planner developed using Python.☆32Updated 2 years ago
- Python productivity for RFSoC platforms☆88Updated 3 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆113Updated 2 weeks ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆59Updated 2 weeks ago
- RFSoC QSFP Data Offload Design with GNU Radio☆26Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆35Updated 3 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆90Updated 2 weeks ago
- A collection of RFSoC introductory notebooks for PYNQ.☆26Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆41Updated 2 weeks ago
- Demonstration of Automatic Gain Control with PYNQ☆17Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- Board repo for the ZCU216 RFSOC☆32Updated 3 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- ☆19Updated 4 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆129Updated last month
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆80Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆33Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆60Updated last year
- Companion Jupyter Notebooks for the RFSoC-Book.☆251Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆116Updated 2 years ago
- HDL code for a complex multiplier with AXI stream Interface☆14Updated 2 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 8 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Updated 11 months ago
- RTL implementation of components for DVB-S2☆131Updated 2 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Vitis Model Composer Examples and Tutorials☆116Updated last week
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆41Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆76Updated 3 months ago