Xilinx / PYNQ_RFSOC_WorkshopLinks
Open-sourcing the PYNQ & RFSoC workshop materials
☆63Updated 5 years ago
Alternatives and similar repositories for PYNQ_RFSOC_Workshop
Users that are interested in PYNQ_RFSOC_Workshop are comparing it to the libraries listed below
Sorting:
- Board repo for the ZCU216 RFSOC☆30Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆109Updated 2 years ago
- Python productivity for RFSoC platforms☆84Updated last month
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆31Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆56Updated 2 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆241Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆24Updated 4 years ago
- ☆19Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆40Updated 2 years ago
- Board files to build the ZCU111 PYNQ image☆20Updated 3 years ago
- Vitis Model Composer Examples and Tutorials☆112Updated last week
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆124Updated 2 weeks ago
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- ☆20Updated 7 months ago
- Collections of guides and projects related to testing RedPitaya☆56Updated 6 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆25Updated last year
- Repository for FPGA projects☆57Updated this week
- ☆43Updated last week
- A collection of phase locked loop (PLL) related projects☆112Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆78Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆28Updated 2 months ago
- ☆19Updated 3 months ago
- A configurable C++ generator of pipelined Verilog FFT cores☆251Updated last year