Xilinx / PYNQ_RFSOC_WorkshopLinks
Open-sourcing the PYNQ & RFSoC workshop materials
☆62Updated 4 years ago
Alternatives and similar repositories for PYNQ_RFSOC_Workshop
Users that are interested in PYNQ_RFSOC_Workshop are comparing it to the libraries listed below
Sorting:
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- Python productivity for RFSoC platforms☆72Updated last year
- Board repo for the ZCU216 RFSOC☆28Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆79Updated 11 months ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆24Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆19Updated 6 months ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆184Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- ☆19Updated 3 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆104Updated 11 months ago
- Vitis Model Composer Examples and Tutorials☆100Updated this week
- Board files to build the ZCU111 PYNQ image☆19Updated 2 years ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆66Updated 3 months ago
- Collections of guides and projects related to testing RedPitaya☆55Updated 5 years ago
- ☆19Updated last month
- Repository for FPGA projects☆51Updated 7 months ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆61Updated 3 years ago
- ☆38Updated last month
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆67Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- 10G Low Latency Ethernet☆54Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆54Updated 3 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆168Updated last week