Xilinx / PYNQ_RFSOC_WorkshopLinks
Open-sourcing the PYNQ & RFSoC workshop materials
☆63Updated 5 years ago
Alternatives and similar repositories for PYNQ_RFSOC_Workshop
Users that are interested in PYNQ_RFSOC_Workshop are comparing it to the libraries listed below
Sorting:
- Board repo for the ZCU216 RFSOC☆32Updated 3 years ago
- Python productivity for RFSoC platforms☆87Updated 3 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆113Updated last week
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆33Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆90Updated 2 weeks ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆35Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆251Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- Board files to build the ZCU111 PYNQ image☆20Updated 3 years ago
- ☆19Updated 4 years ago
- An RFSoC Frequency Planner developed using Python.☆32Updated 2 years ago
- Vitis Model Composer Examples and Tutorials☆116Updated last week
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆59Updated last week
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆41Updated last week
- RFSoC QSFP Data Offload Design with GNU Radio☆26Updated last year
- A collection of phase locked loop (PLL) related projects☆116Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆71Updated 4 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆26Updated 4 years ago
- ☆21Updated last month
- ☆47Updated 2 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆129Updated last month
- Verilog digital signal processing components☆170Updated 3 years ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆28Updated 4 months ago
- FPGA and Digital ASIC Build System☆81Updated this week
- Python library for SerDes modelling☆82Updated last year
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Updated 4 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆60Updated last year
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆81Updated 2 weeks ago