Xilinx / PYNQ_RFSOC_Workshop
Open-sourcing the PYNQ & RFSoC workshop materials
☆60Updated 4 years ago
Alternatives and similar repositories for PYNQ_RFSOC_Workshop:
Users that are interested in PYNQ_RFSOC_Workshop are comparing it to the libraries listed below
- Board repo for the ZCU216 RFSOC☆26Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆76Updated 9 months ago
- Python productivity for RFSoC platforms☆66Updated 10 months ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆25Updated last year
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆30Updated 2 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆171Updated last year
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆20Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆46Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆18Updated 4 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- ☆18Updated this week
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆59Updated 3 years ago
- ☆19Updated 3 years ago
- Board files to build the ZCU111 PYNQ image☆18Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆35Updated last year
- ☆33Updated 5 months ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆63Updated last month
- Repository for FPGA projects☆50Updated 6 months ago
- Vitis Model Composer Examples and Tutorials☆96Updated 3 weeks ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆97Updated 9 months ago
- 10G Low Latency Ethernet☆48Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆49Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆104Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆160Updated last week
- ☆18Updated 4 months ago
- FPGA and Digital ASIC Build System☆74Updated this week