sinara-hw / RFSOC-AMC
AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications
☆39Updated 2 years ago
Alternatives and similar repositories for RFSOC-AMC:
Users that are interested in RFSOC-AMC are comparing it to the libraries listed below
- migen + misoc + redpitaya = digital servo☆38Updated 6 years ago
- Sayma AMC/RTM issue tracker☆42Updated 6 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆55Updated this week
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆57Updated 3 years ago
- ☆30Updated 4 years ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆63Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆53Updated this week
- Serial communication link bit error rate tester simulator, written in Python.☆105Updated this week
- Python productivity for RFSoC platforms☆65Updated 10 months ago
- A collection of phase locked loop (PLL) related projects☆103Updated last year
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆34Updated last year
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- 4 channel 1GS/s DDS (AD9910 or AD9912 variant)☆14Updated 4 months ago
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- Quad channel 1GS/s RF generator card with dual IQ upconverter and dual 5MS/s ADC and FPGA in EEM form factor☆14Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆82Updated 2 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆92Updated 8 years ago
- An RFSoC Frequency Planner developed using Python.☆24Updated last year
- RF electronics engineering ecosystem☆25Updated 2 years ago
- SAR ADC on tiny tapeout☆39Updated last month
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆44Updated 3 years ago
- Extensible FPGA control platform☆59Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆30Updated 2 years ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆76Updated 8 months ago