RealDigitalOrg / RFSoC4x2-BSPLinks
☆23Updated last month
Alternatives and similar repositories for RFSoC4x2-BSP
Users that are interested in RFSoC4x2-BSP are comparing it to the libraries listed below
Sorting:
- RFSoC QSFP Data Offload Design with GNU Radio☆25Updated 11 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- Python productivity for RFSoC platforms☆84Updated 2 weeks ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆55Updated 2 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆239Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆40Updated 2 years ago
- The USRP™ Hardware Driver FPGA Repository☆292Updated 3 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆124Updated last week
- RTL implementation of components for DVB-S2☆128Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- Board repo for the ZCU216 RFSOC☆30Updated 3 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆30Updated 2 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆250Updated last year
- SDK for FPGA / Linux Instruments☆106Updated last week
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆122Updated 4 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆24Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆38Updated last year
- ☆64Updated 2 months ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆214Updated 6 months ago
- A collection of demonstration digital filters☆156Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆58Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆186Updated 3 weeks ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆60Updated 6 years ago