RealDigitalOrg / RFSoC4x2-BSP
☆12Updated last month
Alternatives and similar repositories for RFSoC4x2-BSP:
Users that are interested in RFSoC4x2-BSP are comparing it to the libraries listed below
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated 3 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆97Updated last year
- An RFSoC Frequency Planner developed using Python.☆21Updated last year
- Python productivity for RFSoC platforms☆63Updated 9 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆58Updated 4 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆71Updated 7 months ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆161Updated last year
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆45Updated last year
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆27Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆93Updated 8 months ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆32Updated last year
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆60Updated this week
- MATLAB toolbox for ADI transceiver products☆59Updated 2 months ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆28Updated 5 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated 11 months ago
- ☆18Updated 3 years ago
- Repository for FPGA projects☆45Updated 4 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 weeks ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Vitis Model Composer Examples and Tutorials☆83Updated this week
- FPGA and Digital ASIC Build System☆73Updated last week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆54Updated last week
- A testbench for an axi lite custom IP☆23Updated 10 years ago
- ☆40Updated 11 months ago