RealDigitalOrg / RFSoC4x2-BSPLinks
☆23Updated 2 months ago
Alternatives and similar repositories for RFSoC4x2-BSP
Users that are interested in RFSoC4x2-BSP are comparing it to the libraries listed below
Sorting:
- RFSoC QSFP Data Offload Design with GNU Radio☆25Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆109Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Python productivity for RFSoC platforms☆84Updated last month
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- Companion Jupyter Notebooks for the RFSoC-Book.☆241Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆56Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆40Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- RTL implementation of components for DVB-S2☆129Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆124Updated 2 weeks ago
- The USRP™ Hardware Driver FPGA Repository☆293Updated 3 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆31Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- MATLAB toolbox for ADI transceiver products☆63Updated 3 weeks ago
- A collection of RFSoC introductory notebooks for PYNQ.☆24Updated 4 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆39Updated last year
- Board repo for the ZCU216 RFSOC☆30Updated 3 years ago
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆28Updated last month
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- A configurable C++ generator of pipelined Verilog FFT cores☆251Updated last year
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆215Updated 7 months ago
- ☆19Updated 4 years ago
- SDK for FPGA / Linux Instruments☆107Updated 3 weeks ago
- ☆65Updated 3 months ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆61Updated 6 years ago