RealDigitalOrg / RFSoC4x2-BSPLinks
☆16Updated 6 months ago
Alternatives and similar repositories for RFSoC4x2-BSP
Users that are interested in RFSoC4x2-BSP are comparing it to the libraries listed below
Sorting:
- RFSoC QSFP Data Offload Design with GNU Radio☆22Updated 7 months ago
- An RFSoC Frequency Planner developed using Python.☆29Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- Python productivity for RFSoC platforms☆78Updated 3 weeks ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆82Updated last year
- Companion Jupyter Notebooks for the RFSoC-Book.☆208Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆62Updated 4 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆109Updated last year
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆25Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆29Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- ☆19Updated 3 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated last month
- The USRP™ Hardware Driver FPGA Repository☆291Updated 3 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆209Updated 2 months ago
- SDK for FPGA / Linux Instruments☆102Updated last week
- FPGA and Digital ASIC Build System☆74Updated last week
- MATLAB toolbox for ADI transceiver products☆62Updated 4 months ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated 3 months ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆37Updated 10 months ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆73Updated 2 years ago
- 100G Udp Link For axi Stream☆13Updated 2 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆243Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago