strath-sdr / rfsoc_sam
RFSoC Spectrum Analyser Module on PYNQ.
☆73Updated 8 months ago
Alternatives and similar repositories for rfsoc_sam:
Users that are interested in rfsoc_sam are comparing it to the libraries listed below
- PYNQ example of using the RFSoC as a QPSK transceiver.☆97Updated last year
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆58Updated 4 years ago
- An RFSoC Frequency Planner developed using Python.☆21Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆46Updated last year
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- Python productivity for RFSoC platforms☆63Updated 9 months ago
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆28Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated 3 months ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆32Updated last year
- Companion Jupyter Notebooks for the RFSoC-Book.☆163Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- ☆18Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆103Updated last year
- Audio streaming architecture for the PYNQ-Z2 board☆9Updated 5 years ago
- Extensible FPGA control platform☆57Updated last year
- Repository for FPGA projects☆48Updated 4 months ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆55Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆54Updated this week
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆94Updated 8 months ago
- ☆41Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆81Updated 2 years ago
- Vitis Model Composer Examples and Tutorials☆89Updated last week
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 weeks ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated last year