strath-sdr / rfsoc_sam
RFSoC Spectrum Analyser Module on PYNQ.
☆76Updated 9 months ago
Alternatives and similar repositories for rfsoc_sam:
Users that are interested in rfsoc_sam are comparing it to the libraries listed below
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- An RFSoC Frequency Planner developed using Python.☆25Updated last year
- Python productivity for RFSoC platforms☆67Updated 11 months ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆30Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆60Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆35Updated last year
- A collection of RFSoC introductory notebooks for PYNQ.☆20Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆47Updated last year
- Companion Jupyter Notebooks for the RFSoC-Book.☆174Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆26Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆18Updated 5 months ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆59Updated 3 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- Repository for FPGA projects☆50Updated 6 months ago
- A collection of phase locked loop (PLL) related projects☆105Updated last year
- ☆19Updated 3 years ago
- Extensible FPGA control platform☆59Updated last year
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆20Updated 5 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆83Updated 2 years ago
- SDK for FPGA / Linux Instruments☆100Updated last month
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- ☆41Updated last year
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆25Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆55Updated this week
- JESD204b modules in VHDL☆29Updated 6 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆99Updated 10 months ago