strath-sdr / rfsoc_samLinks
RFSoC Spectrum Analyser Module on PYNQ.
☆90Updated last week
Alternatives and similar repositories for rfsoc_sam
Users that are interested in rfsoc_sam are comparing it to the libraries listed below
Sorting:
- PYNQ example of using the RFSoC as a QPSK transceiver.☆112Updated last week
- An RFSoC Frequency Planner developed using Python.☆32Updated 2 years ago
- Python productivity for RFSoC platforms☆87Updated 3 months ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆41Updated last week
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆35Updated 3 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆26Updated last year
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆59Updated last week
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- Board repo for the ZCU216 RFSOC☆32Updated 3 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆127Updated 4 years ago
- Demonstration of Automatic Gain Control with PYNQ☆17Updated 3 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆248Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆116Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- ☆19Updated 4 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆129Updated last month
- A collection of demonstration digital filters☆165Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆26Updated 4 years ago
- A Python package to use FPGA development tools programmatically.☆143Updated 10 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- A configurable C++ generator of pipelined Verilog FFT cores☆253Updated last year
- SDK for FPGA / Linux Instruments☆107Updated last week
- Vitis Model Composer Examples and Tutorials☆115Updated last week
- Repository for FPGA projects☆62Updated 2 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆39Updated 11 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆115Updated this week
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated 2 years ago