IMDEANetworksWNG / MIMORPHLinks
☆28Updated last year
Alternatives and similar repositories for MIMORPH
Users that are interested in MIMORPH are comparing it to the libraries listed below
Sorting:
- This repository includes the source codes for the mmWave SDR developed at the University of South Carolina for the AERPAW at NCSU for wir…☆52Updated 11 months ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆37Updated 11 months ago
- IEEE 802.11 OFDM-based transceiver system☆35Updated 7 years ago
- Playing with Low-density parity-check codes☆96Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆63Updated 5 months ago
- OFDM implemented in MATLAB for USRP radios with MAC Layer☆45Updated 11 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆23Updated 9 months ago
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- Digital Pre-Distortion implementation in GNU Radio☆45Updated 3 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆40Updated 10 months ago
- Python productivity for RFSoC platforms☆79Updated 2 months ago
- A simple OFDM Radar implementation☆51Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆105Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆210Updated 3 months ago
- GNU Radio package implementing MUSIC and root MUSIC angle of arrival algorithms with blocks necessary to provide phase synchronization of…☆56Updated 3 years ago
- pynq framework for antsdr☆36Updated last year
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆57Updated last month
- An RFSoC Frequency Planner developed using Python.☆30Updated 2 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆72Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆115Updated last year
- DVB-S2 SDR Transceiver powerded by AFF3CT & StreamPU.☆31Updated 6 months ago
- ☆27Updated 8 years ago
- LDPC decoders for ARM processor☆11Updated 4 years ago
- IEEE 802.16 OFDM-based transceiver system☆26Updated 6 years ago
- Demonstration of Automatic Gain Control with PYNQ☆15Updated 3 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated 2 years ago