strath-sdr / rfsoc_radio
PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.
☆34Updated last year
Alternatives and similar repositories for rfsoc_radio:
Users that are interested in rfsoc_radio are comparing it to the libraries listed below
- Python productivity for RFSoC platforms☆65Updated 10 months ago
- An RFSoC Frequency Planner developed using Python.☆24Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆46Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆30Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆76Updated 9 months ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆18Updated 4 months ago
- Board repo for the ZCU216 RFSOC☆26Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆170Updated last year
- A collection of phase locked loop (PLL) related projects☆103Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆58Updated 4 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆95Updated 9 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆55Updated 2 weeks ago
- FPGA and Digital ASIC Build System☆74Updated last week
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆45Updated last week
- PYNQ-ZU, XUP UltraScale+ MPSoC academic board☆22Updated 6 months ago
- ☆41Updated last year
- Extensible FPGA control platform☆59Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆62Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆112Updated 4 years ago
- ☆19Updated 3 years ago
- Vitis Model Composer Examples and Tutorials☆94Updated last week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated last month
- 10G Low Latency Ethernet☆48Updated last year