strath-sdr / rfsoc_radioLinks
PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.
☆37Updated 2 years ago
Alternatives and similar repositories for rfsoc_radio
Users that are interested in rfsoc_radio are comparing it to the libraries listed below
Sorting:
- An RFSoC Frequency Planner developed using Python.☆29Updated 2 years ago
- Python productivity for RFSoC platforms☆78Updated last month
- RFSoC Spectrum Analyser Module on PYNQ.☆83Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆105Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆15Updated 3 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆219Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆23Updated 8 months ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 3 years ago
- Board repo for the ZCU216 RFSOC☆29Updated 3 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆62Updated 4 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆91Updated last year
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆26Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆113Updated last year
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆75Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆107Updated last year
- MATLAB toolbox for ADI transceiver products☆63Updated 4 months ago
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- Vitis Model Composer Examples and Tutorials☆104Updated last week
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆81Updated 6 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆116Updated 4 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆39Updated 10 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆63Updated 3 weeks ago
- Repository for FPGA projects☆55Updated 9 months ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 2 months ago