strath-sdr / rfsoc_radio
PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.
☆32Updated last year
Alternatives and similar repositories for rfsoc_radio:
Users that are interested in rfsoc_radio are comparing it to the libraries listed below
- Python productivity for RFSoC platforms☆63Updated 9 months ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆27Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆73Updated 8 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆45Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆97Updated last year
- An RFSoC Frequency Planner developed using Python.☆21Updated last year
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated 3 months ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆58Updated 4 years ago
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆163Updated last year
- Board files to build the ZCU111 PYNQ image☆18Updated 2 years ago
- PYNQ-ZU, XUP UltraScale+ MPSoC academic board☆22Updated 5 months ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆32Updated 3 years ago
- ☆40Updated last year
- ☆18Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆101Updated last year
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆55Updated 3 years ago
- Extensible FPGA control platform☆57Updated last year
- Vitis Model Composer Examples and Tutorials☆87Updated this week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆54Updated this week
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- ☆24Updated 2 years ago
- Single Port RAM, Dual Port RAM, FIFO☆22Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated last week