strath-sdr / rfsoc_radioLinks
PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.
☆37Updated 2 years ago
Alternatives and similar repositories for rfsoc_radio
Users that are interested in rfsoc_radio are comparing it to the libraries listed below
Sorting:
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- Python productivity for RFSoC platforms☆72Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆14Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆79Updated 11 months ago
- RFSoC QSFP Data Offload Design with GNU Radio☆19Updated 6 months ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆24Updated last year
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆62Updated 4 years ago
- Board repo for the ZCU216 RFSOC☆28Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- ☆19Updated 3 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆184Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆67Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆35Updated 7 months ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆21Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆26Updated 4 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆48Updated 3 weeks ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Vitis Model Composer Examples and Tutorials☆100Updated this week
- ☆32Updated 2 years ago
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆27Updated 2 months ago
- Slides and material for Xilinx bootcamp☆22Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week