strath-sdr / rfsoc_radio
PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.
☆31Updated last year
Related projects ⓘ
Alternatives and complementary repositories for rfsoc_radio
- Python productivity for RFSoC platforms☆57Updated 6 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆26Updated last year
- An RFSoC Frequency Planner developed using Python.☆20Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆11Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆91Updated last year
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆69Updated 4 months ago
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆37Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆147Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆15Updated this week
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆20Updated last year
- Open-sourcing the PYNQ & RFSoC workshop materials☆56Updated 4 years ago
- ☆18Updated 3 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆74Updated 10 months ago
- Vitis Model Composer Examples and Tutorials☆75Updated this week
- Board files to build the ZCU111 PYNQ image☆17Updated 2 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆30Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆99Updated 10 months ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆36Updated 2 years ago
- PYNQ-ZU, XUP UltraScale+ MPSoC academic board☆17Updated 2 months ago
- ☆40Updated 9 months ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆24Updated 2 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆87Updated 5 months ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆51Updated 3 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆64Updated 7 years ago
- Extensible FPGA control platform☆54Updated last year