strath-sdr / rfsoc_radioLinks
PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.
☆38Updated 2 years ago
Alternatives and similar repositories for rfsoc_radio
Users that are interested in rfsoc_radio are comparing it to the libraries listed below
Sorting:
- Python productivity for RFSoC platforms☆83Updated last month
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆54Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆24Updated 11 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆236Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- Board repo for the ZCU216 RFSOC☆30Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 4 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆124Updated last year
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆29Updated 2 years ago
- RTL implementation of components for DVB-S2☆128Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆86Updated 9 months ago
- Vitis Model Composer Examples and Tutorials☆107Updated this week
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆57Updated last year
- MATLAB toolbox for ADI transceiver products☆62Updated 7 months ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆37Updated last year
- A collection of demonstration digital filters☆156Updated last year
- IEEE 802.11 OFDM-based transceiver system☆38Updated 7 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆47Updated last year