strath-sdr / rfsoc_radio
PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.
☆36Updated last year
Alternatives and similar repositories for rfsoc_radio:
Users that are interested in rfsoc_radio are comparing it to the libraries listed below
- Python productivity for RFSoC platforms☆67Updated 11 months ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆30Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆48Updated last year
- An RFSoC Frequency Planner developed using Python.☆25Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆76Updated 9 months ago
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆18Updated 5 months ago
- A collection of RFSoC introductory notebooks for PYNQ.☆20Updated 3 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆60Updated 4 years ago
- Board repo for the ZCU216 RFSOC☆26Updated 2 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆174Updated last year
- ☆19Updated 3 years ago
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆27Updated 3 weeks ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 6 months ago
- A collection of phase locked loop (PLL) related projects☆105Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆65Updated last year
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆23Updated this week
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆59Updated 3 years ago
- Vitis Model Composer Examples and Tutorials☆98Updated this week
- A basic Soft(Gate)ware Defined Radio architecture☆82Updated last year
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆34Updated 7 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆99Updated 10 months ago
- ☆41Updated last year
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆71Updated 3 months ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆63Updated 2 months ago