Alternatives and similar repositories for Xilinx-Deep-Learning-Nexys4

Users that are interested in Xilinx-Deep-Learning-Nexys4 are comparing it to the libraries listed below

• adki / DeepLearningOnFpga-202006
  Lecture Material on Deep Learning Inference using FPGA
  ☆12Updated 5 years ago
• Xilinx / Vitis-In-Depth-Tutorial
  ☆117Updated 4 years ago
• EECS-NTNU / bismo
  BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
  ☆149Updated 6 years ago
• sazczmh / Ultra96-PYNQ_A-simple-summary
  Ultra96 PYNQ入门之一次简单的总结
  ☆14Updated 5 years ago
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆37Updated 5 years ago
• jgoeders / dac_sdc_2021
  ☆23Updated 4 years ago
• buaa-zzx / Deep_learning_on_FPGA
  在FPGA上部署深度学习项目
  ☆24Updated 4 years ago
• onioncc / iSmartDNN
  Light-weighted neural network inference for object detection on small-scale FPGA board
  ☆92Updated 6 years ago
• isuckatdrifting / Zeus
  NVDLA small config implementation on Zynq ZCU104 (evaluation)
  ☆24Updated 6 years ago
• Xilinx / Embedded-Reference-Platforms-User-Guide
  Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …
  ☆11Updated last year
• Xilinx / PYNQ-DL
  Xilinx Deep Learning IP
  ☆94Updated 4 years ago
• lukasc-ch / ExtendedBitPlaneCompression
  Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…
  ☆19Updated 6 years ago
• ChrisZonghaoLi / cnn_conv_accelerator
  A Fix-pointed Rudimentary CNN Convolution Accelerator
  ☆16Updated 5 years ago
• Xilinx / kria-vitis-platforms
  Kria Vitis platforms and overlays
  ☆112Updated 8 months ago
• heymesut / SJTU_microe
  A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC
  ☆28Updated 3 years ago
• Xilinx / SDSoC_Examples
  ☆83Updated 5 years ago
• awai54st / LUTNet
  ☆65Updated 5 years ago
• drichmond / PYNQ-HLS
  A Tutorial on Putting High-Level Synthesis cores in PYNQ
  ☆107Updated 7 years ago
• phdegen / object_detection_on_zynq_mpsoc
  ☆19Updated 8 years ago
• jlsemi / scratchip
  scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.
  ☆15Updated 3 years ago
• zhiyichin / DNN-accelerator-on-zynq
  Digital Design Lab Spring 2019 Final Project
  ☆13Updated 6 years ago
• Xilinx / SDSoC-Tutorials
  SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials
  ☆155Updated 6 years ago
• ac-optimus / Convolution-using-systolic-arrays
  ☆72Updated 7 years ago
• jgoeders / dac_sdc_2021_designs
  ☆19Updated 3 years ago
• prateek22sri / XNOR-net-Binary-connect
  A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…
  ☆17Updated 7 years ago
• CSL-KU / firesim-nvdla
  FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud
  ☆165Updated 4 years ago
• ucb-bar / hwacha-template
  Template for projects using the Hwacha data-parallel accelerator
  ☆34Updated 5 years ago
• chenhaoc / cnnhwpe
  ☆66Updated 3 years ago
• GATECH-EIC / AutoDNNchip
  ☆71Updated 5 years ago
• gkrislara / Image-super-resolution-FPGA
  Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102
  ☆18Updated 5 years ago