Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK
☆15Dec 2, 2018Updated 7 years ago
Alternatives and similar repositories for Xilinx-Deep-Learning-Nexys4
Users that are interested in Xilinx-Deep-Learning-Nexys4 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of Canny Edge Detection on Cyclone IV. To run project you need Quartus and ModelSim.☆15Mar 29, 2020Updated 6 years ago
- Xilinx Deep Learning IP☆95May 10, 2021Updated 5 years ago
- In this project, Canny edge detection, one of the efficient edge detection algorithms is implemented on a Zedboard FPGA using verilog. Th…☆26Oct 15, 2021Updated 4 years ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 8 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CK workflow, portable packages and other artifacts for the ReQuEST-ASPLOS'18 submission:☆12Jan 16, 2019Updated 7 years ago
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 6 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Mar 10, 2019Updated 7 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- 在FPGA上部署深度学习项目☆25Mar 18, 2021Updated 5 years ago
- "智能公交系统电子站牌设计"毕业设计单片机和微信小程序代码☆15Jan 11, 2023Updated 3 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- A Halide backend for ONNX☆12Nov 5, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Companion SmartSpeaker for Senior Citizens with Caregiver Supervision. Runs on a small "headless" device. Preserves privacy but allows …☆15Aug 2, 2026Updated last week
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 7 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆20Jul 9, 2024Updated 2 years ago
- betrusted.io main SoC design☆14Jan 30, 2020Updated 6 years ago
- RADIX-4 SRT division☆13Oct 31, 2019Updated 6 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆17Jun 24, 2026Updated last month
- This is an HLS-based FPGA accelerator implementation for openpose application.☆14Apr 5, 2019Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- DINO-AugSeg☆16Jun 11, 2026Updated 2 months ago
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- mvs-texturing project☆14Jun 16, 2022Updated 4 years ago
- DynamicVINO is an open-source C++ library for establishing easy-to-use, extensible and scalable deep learning inference system for Intel…☆14Aug 21, 2018Updated 7 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- ☆14Jan 5, 2022Updated 4 years ago
- Caffe Re-implementation of "PointNet: Deep Learning on Point Sets for 3D Classification and Segmentation" [Qi et al., CVPR 2017]☆17Aug 7, 2018Updated 8 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 7 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Blackwire SpinalHDL components implementing WireGuard primitives☆16Aug 16, 2023Updated 2 years ago