rv2036 / riscv-board-wanderingLinks
RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.
☆44Updated last month
Alternatives and similar repositories for riscv-board-wandering
Users that are interested in riscv-board-wandering are comparing it to the libraries listed below
Sorting:
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设,支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆94Updated last year
- Official website for Jiachen Project (甲辰计划).☆61Updated last month
- RuyiSDK Package Manager☆31Updated last week
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Updated last year
- 咱龙了吗?在这里一站式了解 LoongArch 的上游生态建设。 Are we Loong yet? Follow LoongArch upstream work right here right away.☆242Updated 2 weeks ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Updated 9 months ago
- ☆213Updated this week
- PLCT工具箱☆30Updated 3 years ago
- ☆29Updated 10 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆50Updated 2 months ago
- PLCT实验室实习生社区。☆291Updated last week
- ☆63Updated last month
- The decoder library for jemu execution and web documentation☆54Updated 2 years ago
- The seL4 microkernel with loongarch support, see official repositories at https://github.com/seL4☆21Updated 2 years ago
- NJU Virtual Board☆295Updated 3 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆31Updated last year
- RISC-V VM in Bash☆29Updated 8 months ago
- ☆207Updated 2 months ago
- A riscv emulator.☆19Updated last year
- An exquisite superscalar RV32GC processor.☆162Updated 10 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- ☆21Updated 4 months ago
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。☆24Updated last week
- Unofficial LoongArch Intrinsics Guide☆62Updated 3 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Updated last year
- ☆34Updated 4 months ago
- LoongArch Opcodes (unofficially compiled list)☆49Updated 7 months ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆82Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 7 months ago
- Second Prize in NSCSCC 2024. Out-of-order CPU design from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛(龙芯杯)团队赛二等奖作品☆21Updated last year