rv2036 / riscv-board-wanderingLinks
RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.
☆43Updated this week
Alternatives and similar repositories for riscv-board-wandering
Users that are interested in riscv-board-wandering are comparing it to the libraries listed below
Sorting:
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆93Updated last year
- RuyiSDK Package Manager☆31Updated last week
- Official website for Jiachen Project (甲辰计划).☆60Updated last week
- An exquisite superscalar RV32GC processor.☆161Updated 9 months ago
- PLCT实验室实习生社区。☆282Updated 3 weeks ago
- ☆209Updated this week
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 11 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last month
- The seL4 microkernel with loongarch support, see official repositories at https://github.com/seL4☆21Updated 2 years ago
- The decoder library for jemu execution and web documentation☆54Updated 2 years ago
- PLCT工具箱☆31Updated 3 years ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆24Updated 3 weeks ago
- ☆190Updated 3 weeks ago
- 咱龙了吗？在这里一站式了解 LoongArch 的上游生态建设。 Are we Loong yet? Follow LoongArch upstream work right here right away.☆237Updated last week
- ☆29Updated 9 months ago
- A riscv emulator.☆19Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 8 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- ☆155Updated last week
- A pseudo Minecraft game running on Artix-7 FPGA in VHDL. Also the final project for SUSTech EE332-Digital-System-Designing.☆85Updated last year
- Unofficial LoongArch Intrinsics Guide☆60Updated 2 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Updated last year
- Second Prize in NSCSCC 2024. Out-of-order CPU design from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆20Updated last year
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆82Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- NJU Virtual Board☆291Updated last month
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated last month
- Compile Optimization Guided Binary Translator (using llvm as infrastructure)☆52Updated last year
- ☆20Updated 3 months ago
- ☆58Updated 2 weeks ago