The User Guide of XiangShan.
☆21Jun 1, 2026Updated last month
Alternatives and similar repositories for XiangShan-User-Guide
Users that are interested in XiangShan-User-Guide are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xiangshan deterministic workloads generator☆28May 14, 2025Updated last year
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- A framework for building hardware verification platform using software method☆36Apr 19, 2026Updated 3 months ago
- ☆17Mar 17, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Craft your EDA toolchain with GRH IR☆19Updated this week
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 5 months ago
- ☆17Mar 26, 2025Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 6 months ago
- ☆27Dec 4, 2025Updated 7 months ago
- ☆11Apr 29, 2022Updated 4 years ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- The Vulkan Tutorial adapted to SDL2, VMA, Slang, Volk, Imgui and pure functions.☆14Apr 21, 2025Updated last year
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆26Sep 14, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.☆15Jun 25, 2026Updated 3 weeks ago
- 一份面向UCAS本科计算机科学与技术专业同学的基础指南☆35Feb 1, 2023Updated 3 years ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 7 months ago
- ☆132Nov 11, 2025Updated 8 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 4 months ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- Source of Feitian OpenSK USB Dongle help docs.☆12Jul 5, 2022Updated 4 years ago
- MCP server to read waveform files☆43May 4, 2026Updated 2 months ago
- An RTL-to-Chip Silicon Design Solution.☆47Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Microarchitecture diagrams of several CPUs☆52Jul 12, 2026Updated last week
- Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools☆196Updated this week
- ☆10Nov 12, 2019Updated 6 years ago
- ☆14Nov 5, 2024Updated last year
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆19Jun 26, 2026Updated 3 weeks ago
- Nix template for the chisel-based industrial designing flows.☆58Apr 23, 2025Updated last year
- 2022 CAlab Computer architecture lab in UCAS☆20Dec 31, 2022Updated 3 years ago
- This editor allows editing 2D tangent fields and rendering in real-time the anisotropic appearance defined by such fields.☆23Mar 3, 2025Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆41Jul 12, 2026Updated last week
- [Archived - See https://github.com/rustsbi/rustsbi/] RustSBI prototyper☆12Feb 16, 2025Updated last year
- ☆13Jun 9, 2026Updated last month
- ☆45Dec 5, 2025Updated 7 months ago
- 链家二手房挂牌价爬虫☆10Jul 6, 2022Updated 4 years ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 5 years ago