The User Guide of XiangShan.
☆22Sep 1, 2026Updated 2 weeks ago
Alternatives and similar repositories for XiangShan-User-Guide
Users that are interested in XiangShan-User-Guide are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- Xiangshan deterministic workloads generator☆28Aug 29, 2026Updated 3 weeks ago
- A framework for building hardware verification platform using software method☆40Apr 19, 2026Updated 5 months ago
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- ☆17Mar 17, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆73Aug 16, 2026Updated last month
- Craft your EDA toolchain with GRH IR☆19Updated this week
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 7 months ago
- ☆17Mar 26, 2025Updated last year
- ☆28Dec 4, 2025Updated 9 months ago
- ☆12Apr 29, 2022Updated 4 years ago
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated 2 years ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆26Sep 14, 2024Updated 2 years ago
- RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.☆15Aug 12, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 9 months ago
- Pick your favorite language to verify your chip.☆94Updated this week
- ☆141Aug 14, 2026Updated last month
- ☆45Updated this week
- mirror of https://git.kernel.org/pub/scm/linux/kernel/git/superm1/amd-debug-tools.git/☆20Aug 24, 2026Updated 3 weeks ago
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- ☆17Updated this week
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- Source of Feitian OpenSK USB Dongle help docs.☆11Jul 5, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An RTL-to-Chip Silicon Design Solution.☆70Updated this week
- ☆10Nov 12, 2019Updated 6 years ago
- Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools☆216Updated this week
- ☆16Nov 5, 2024Updated last year
- A bare-metal application to test specific features of the risc-v hypervisor extension☆46Nov 24, 2025Updated 9 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 10 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated 2 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 2 years ago
- Tiny Tapeout GDS Action (using LibreLane)☆27Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- [Archived - See https://github.com/rustsbi/rustsbi/] RustSBI prototyper☆12Feb 16, 2025Updated last year
- Documentation for XiangShan☆445Updated this week
- ☆13Jun 9, 2026Updated 3 months ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆28Updated this week
- 链家二手房挂牌价爬虫☆10Jul 6, 2022Updated 4 years ago
- Scripts for XiangShan☆18Updated this week
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 5 years ago