Alternatives and similar repositories for ZynqOLED

Users that are interested in ZynqOLED are comparing it to the libraries listed below

• Verdvana / OV5640_SDRAM
  OV5640摄像头驱动及TFT屏幕显示
  ☆15Updated 6 years ago
• AhmadGon / WM8731-Audio-CODEC
  WM8731 Audio CODEC using Verilog (DE2-115)
  ☆10Updated 6 years ago
• nour176yj / FIR-LPF-Digital-Design-
  A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ
  ☆14Updated 2 years ago
• sujan2599 / LMS-Adaptive-FIR-Filter
  design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog
  ☆10Updated 3 years ago
• MostafaOkasha / ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL
  Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…
  ☆10Updated 6 years ago
• suisuisi / AXI4-Stream-FIR-filter
  AXI4-Stream FIR filter IP
  ☆19Updated 2 years ago
• Digilent / Zedboard-DMA
  ☆13Updated 6 years ago
• chenshuo / veriloglabs
  Undergraduate digital circuit laboratory
  ☆28Updated last year
• maxs-well / FIR_Implementation
  FIR filter implementation
  ☆29Updated 5 years ago
• Reenforcements / VerilogDE2115AudioFilters
  Student project for using audio on the DE2-115 FPGA development board.
  ☆27Updated 7 years ago
• suisuisi / FPGAandStudy
  帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目
  ☆36Updated 3 years ago
• suisuisi / FPGAandImage
  image processing based FPGA
  ☆116Updated 4 years ago
• AngeloJacobo / FPGA_RealTime_and_Static_Sobel_Edge_Detection
  Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images
  ☆64Updated 3 years ago
• padhi499 / Image-Classification-using-CNN-on-FPGA
  Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.
  ☆158Updated 4 years ago
• C-H-Chien / FPGA_SIFT-LES
  Integration of SIFT and LES Algorithms
  ☆13Updated last year
• lucky-wfw / The-project-of-Verilog
  Some design examples of Verilog about digital circuits
  ☆25Updated 4 years ago
• suisuisi / FPGA
  FPGA
  ☆126Updated 5 years ago
• nicyyyy / FPGA-CLAHE
  Constrast limited adaptive histogram equlization based on Verilog
  ☆39Updated 2 years ago
• bxinquan / zynq_cam_isp_demo
  基于verilog实现了ISP图像处理IP
  ☆289Updated 2 years ago
• BambooWhispering / FPGA-image-simulation
  FPGA图像处理仿真平台
  ☆27Updated 3 years ago
• Gowtham1729 / Image-Processing
  Image Processing Toolbox in Verilog using Basys3 FPGA
  ☆217Updated 5 months ago
• WayneGong / Image_Rotate
  视频旋转（2019FPGA大赛）
  ☆37Updated 5 years ago
• ShichenQiao / ECE554_SP23_FPGA_Handwriting_Recognition
  Senior Design Project at UW-Madison ECE
  ☆16Updated 2 years ago
• nanamake / r22sdf
  Pipeline FFT Implementation in Verilog HDL
  ☆136Updated 6 years ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆232Updated last year
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆132Updated 4 years ago
• DOUDIU / Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm
  The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…
  ☆45Updated last year
• lulinchen / cnn_open
  A hardware implementation of CNN, written by Verilog and synthesized on FPGA
  ☆241Updated 6 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆648Updated 7 months ago
• xiesicong / fpga_sobel_ov5640_hdmi
  fpga跑sobel识别算法
  ☆41Updated 4 years ago