vipinkmenon / ZynqOLEDLinks
Source code for Zynq OLED controller
☆15Updated 4 years ago
Alternatives and similar repositories for ZynqOLED
Users that are interested in ZynqOLED are comparing it to the libraries listed below
Sorting:
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆13Updated 2 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆10Updated 5 years ago
- OV5640摄像头驱动及TFT屏幕显示☆15Updated 6 years ago
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Updated 2 years ago
- AXI4-Stream FIR filter IP☆18Updated 2 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Updated 5 years ago
- Undergraduate digital circuit laboratory☆27Updated last year
- FIR filter implementation☆27Updated 5 years ago
- ☆13Updated 5 years ago
- Some design examples of Verilog about digital circuits☆26Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆150Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆34Updated 3 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆28Updated 4 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- ☆12Updated 8 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆35Updated 3 years ago
- FPGA 同步FIFO与异步FIFO☆31Updated 6 years ago
- Integration of SIFT and LES Algorithms☆12Updated last year
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 7 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- 3 layern artificial ANN to recognize handwritten digits and implement in FPGA☆8Updated 4 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆41Updated last year
- AXI DMA 32 / 64 bits☆115Updated 11 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆98Updated 2 years ago
- Student project for using audio on the DE2-115 FPGA development board.☆27Updated 7 years ago
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆61Updated 3 years ago
- FPGA图像处理仿真平台☆26Updated 3 years ago