silvaurus / FIdelityFrameworkLinks
☆16Updated 5 years ago
Alternatives and similar repositories for FIdelityFramework
Users that are interested in FIdelityFramework are comparing it to the libraries listed below
Sorting:
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆154Updated 8 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆113Updated 9 months ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆42Updated 6 years ago
- ☆10Updated 10 months ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆190Updated last year
- Benchmark framework of synaptic device technologies for a simple neural network☆226Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆181Updated last year
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆245Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆75Updated 2 years ago
- Repository to host and maintain SCALE-Sim code☆409Updated last month
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated last week
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆96Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 7 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆114Updated 2 months ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Updated 6 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- ☆47Updated last year
- ☆20Updated last year
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36Updated 3 years ago
- ☆82Updated 3 weeks ago
- ☆16Updated 3 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Ares: A framework for quantifying the resilience of deep neural networks☆39Updated 6 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆115Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 2 months ago