ediloren / FastCap2Links
FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap extracts the capacitances of any 3D conductive geometry in free space or embedded in arbitrary, piecewise-constant dielectrics, by solving the Maxwell equations in quasi-static regime. For more information, vis…
☆49Updated 9 years ago
Alternatives and similar repositories for FastCap2
Users that are interested in FastCap2 are comparing it to the libraries listed below
Sorting:
- FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…☆67Updated 5 years ago
- FasterCap is a powerful three- and two-dimensional capactiance extraction program.☆30Updated 5 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆23Updated last year
- Verilog-A simulation models☆82Updated 2 months ago
- Serial communication link bit error rate tester simulator, written in Python.☆114Updated this week
- Easy access to OpenSource TCAD Tools☆39Updated 2 years ago
- This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…☆64Updated last year
- Python package for IBIS-AMI model development and testing☆30Updated 2 weeks ago
- Parasitic Extraction for KLayout☆29Updated last week
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated last month
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆174Updated last month
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆126Updated 2 years ago
- ADMS is a code generator for some of Verilog-A☆101Updated 2 years ago
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆14Updated 2 years ago
- An innovative Verilog-A compiler☆29Updated 3 weeks ago
- Hardware Description Library☆84Updated 6 months ago
- Reads a Cadence techfile into KLayout and produces layer properties from it☆25Updated last year
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Updated 7 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- skywater 130nm pdk☆36Updated last week
- MOSIS MPW Test Data and SPICE Models Collections☆38Updated 5 years ago
- Open-source version of SLiCAP, implemented in python☆36Updated 10 months ago
- Parsing and generating popular formats of circuit netlist☆36Updated 2 years ago
- Fork from https://sourceforge.net/projects/gds3d☆68Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated last week
- BAG framework☆41Updated last year
- ☆41Updated 2 years ago
- A simple but powerful Python package for creating photolithography masks in the GDSII format.☆94Updated 2 years ago