Alternatives and similar repositories for FastCap2

Users that are interested in FastCap2 are comparing it to the libraries listed below

• ediloren / FastHenry2
  FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…
  ☆68Updated 5 years ago
• ediloren / FasterCap
  FasterCap is a powerful three- and two-dimensional capactiance extraction program.
  ☆30Updated 6 years ago
• thesourcerer8 / OpenSourceTCAD
  Easy access to OpenSource TCAD Tools
  ☆41Updated 3 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆86Updated 3 weeks ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆54Updated 2 years ago
• yuchsiao / caplet
  GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.
  ☆24Updated last year
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆102Updated 2 years ago
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆178Updated 2 months ago
• ChrisZonghaoLi / gm_id_gf180mcu
  This repo contains introduction of gm/id method and its application to some OTA design examples.
  ☆18Updated last year
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆31Updated this week
• ediloren / EM-Workbench-for-FreeCAD
  This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…
  ☆64Updated last year
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆126Updated 2 years ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆38Updated 2 years ago
• iic-jku / klayout-pex
  Parasitic Extraction for KLayout
  ☆30Updated this week
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆31Updated last year
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆116Updated last week
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 8 years ago
• dteal / gdsiistl
  Converts GDSII files to STL files.
  ☆51Updated 5 years ago
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆49Updated 2 months ago
• hohlraum / gdsCAD
  A simple but powerful Python package for creating photolithography masks in the GDSII format.
  ☆95Updated 2 years ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆36Updated 6 months ago
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆23Updated 2 months ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆61Updated this week
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆88Updated 7 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆125Updated last week
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆36Updated last week
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆38Updated 5 years ago
• ggventurini / python-deltasigma
  A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep
  ☆94Updated 3 years ago