ediloren / FastCap2
FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap extracts the capacitances of any 3D conductive geometry in free space or embedded in arbitrary, piecewise-constant dielectrics, by solving the Maxwell equations in quasi-static regime. For more information, vis…
☆41Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for FastCap2
- FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…☆55Updated 4 years ago
- FasterCap is a powerful three- and two-dimensional capactiance extraction program.☆22Updated 5 years ago
- Verilog-A simulation models☆53Updated this week
- Python package for IBIS-AMI model development and testing☆26Updated last month
- A tiny Python package to parse spice raw data files.☆43Updated last year
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆20Updated 4 months ago
- Automatic generation of real number models from analog circuits☆37Updated 7 months ago
- Skywater 130nm Klayout Device Generators PDK☆29Updated 4 months ago
- Reads a Cadence techfile into KLayout and produces layer properties from it☆23Updated last year
- FFT-accelerated inductance extractor for voxelized structures☆13Updated 4 years ago
- This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…☆56Updated 7 months ago
- ☆19Updated 3 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆49Updated last week
- ☆17Updated 7 months ago
- Python script to convert image files to GDSII files☆56Updated 4 months ago
- skywater 130nm pdk☆26Updated last month
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆39Updated 4 months ago
- The Berkeley Model and Algorithm Prototyping Platform☆14Updated 2 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆98Updated last month
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆21Updated 4 years ago
- Interchange formats for chip design.☆27Updated 3 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆51Updated 7 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆26Updated 4 years ago
- Easy access to OpenSource TCAD Tools☆39Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- A fake "technology" to play with☆17Updated 2 years ago
- A simple but powerful Python package for creating photolithography masks in the GDSII format.☆89Updated last year
- How to correctly write a flicker-noise model for RF simulation.☆19Updated last year
- ☆38Updated last year
- BAG framework☆41Updated 3 months ago