Alternatives and similar repositories for FastCap2

Users that are interested in FastCap2 are comparing it to the libraries listed below

• ediloren / FastHenry2
  FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…
  ☆72Updated 6 years ago
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆103Updated 3 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆91Updated 3 months ago
• ediloren / FasterCap
  FasterCap is a powerful three- and two-dimensional capactiance extraction program.
  ☆34Updated 6 years ago
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆180Updated 2 months ago
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆33Updated last week
• ediloren / EM-Workbench-for-FreeCAD
  This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…
  ☆65Updated last year
• thesourcerer8 / OpenSourceTCAD
  Easy access to OpenSource TCAD Tools
  ☆42Updated last month
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆120Updated this week
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆50Updated 5 months ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆37Updated last year
• ggventurini / python-deltasigma
  A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep
  ☆95Updated 3 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 3 years ago
• iic-jku / klayout-pex
  Parasitic Extraction for KLayout
  ☆37Updated 2 weeks ago
• arpadbuermen / OpenVAF
  An innovative Verilog-A compiler - reloaded
  ☆37Updated 2 weeks ago
• eskiyerli / revolution-eda
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆59Updated last week
• hohlraum / gdsCAD
  A simple but powerful Python package for creating photolithography masks in the GDSII format.
  ☆95Updated 2 years ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆88Updated last week
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆39Updated 3 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆128Updated this week
• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆71Updated 5 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆129Updated 2 years ago
• analogdevicesinc / vampyre
  ☆26Updated 2 months ago
• ekv26 / model
  FOSS EKV2.6 Compact Model
  ☆18Updated 5 months ago
• cogenda / pyEDA
  A python framework for EDA applications.
  ☆37Updated 14 years ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆89Updated last year
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆30Updated last year
• aidangoettsch / asg
  An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.
  ☆29Updated 5 years ago
• The-OpenROAD-Project / OpenRCX
  ☆24Updated 5 years ago