ediloren / FastCap2Links
FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap extracts the capacitances of any 3D conductive geometry in free space or embedded in arbitrary, piecewise-constant dielectrics, by solving the Maxwell equations in quasi-static regime. For more information, vis…
☆49Updated 9 years ago
Alternatives and similar repositories for FastCap2
Users that are interested in FastCap2 are comparing it to the libraries listed below
Sorting:
- FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…☆63Updated 5 years ago
- Verilog-A simulation models☆74Updated last week
- FasterCap is a powerful three- and two-dimensional capactiance extraction program.☆28Updated 5 years ago
- A tiny Python package to parse spice raw data files.☆54Updated 2 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆22Updated last year
- This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…☆63Updated last year
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆170Updated this week
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆45Updated this week
- ADMS is a code generator for some of Verilog-A☆100Updated 2 years ago
- Interchange formats for chip design.☆31Updated 2 months ago
- BAG framework☆41Updated 11 months ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆119Updated 2 years ago
- Parsing and generating popular formats of circuit netlist☆36Updated 2 years ago
- Hardware Description Library☆81Updated 3 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆55Updated this week
- Open-source version of SLiCAP, implemented in python☆36Updated 7 months ago
- Fork from https://sourceforge.net/projects/gds3d☆68Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆37Updated 5 years ago
- Easy access to OpenSource TCAD Tools☆38Updated 2 years ago
- Python package for IBIS-AMI model development and testing☆29Updated last month
- Files for Advanced Integrated Circuits☆29Updated last month
- Automatic generation of real number models from analog circuits☆41Updated last year
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆25Updated 4 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆94Updated 3 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆79Updated 6 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆23Updated last year
- The Berkeley Model and Algorithm Prototyping Platform☆19Updated 7 months ago