Alternatives and similar repositories for FastCap2

Users that are interested in FastCap2 are comparing it to the libraries listed below

• ediloren / FastHenry2
  FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…
  ☆67Updated 5 years ago
• ediloren / FasterCap
  FasterCap is a powerful three- and two-dimensional capactiance extraction program.
  ☆30Updated 5 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 2 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆79Updated last month
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆30Updated last month
• ediloren / EM-Workbench-for-FreeCAD
  This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…
  ☆64Updated last year
• yuchsiao / caplet
  GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.
  ☆23Updated last year
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆101Updated 2 years ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆36Updated 9 months ago
• ggventurini / python-deltasigma
  A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep
  ☆95Updated 3 years ago
• thesourcerer8 / OpenSourceTCAD
  Easy access to OpenSource TCAD Tools
  ☆39Updated 2 years ago
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆48Updated last week
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆174Updated last week
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆56Updated last week
• klayoutmatthias / tf_import
  Reads a Cadence techfile into KLayout and produces layer properties from it
  ☆24Updated last year
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆82Updated 5 months ago
• ChrisZonghaoLi / gm_id_gf180mcu
  This repo contains introduction of gm/id method and its application to some OTA design examples.
  ☆18Updated last year
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆29Updated this week
• google / bigspicy
  ☆41Updated 2 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 8 years ago
• arpadbuermen / OpenVAF
  An innovative Verilog-A compiler
  ☆28Updated 3 weeks ago
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆114Updated 2 weeks ago
• hohlraum / gdsCAD
  A simple but powerful Python package for creating photolithography masks in the GDSII format.
  ☆93Updated 2 years ago
• iic-jku / klayout-pex
  Parasitic Extraction for KLayout
  ☆27Updated 2 weeks ago
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆31Updated last year
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆34Updated this week
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆43Updated last year
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆22Updated 2 years ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆124Updated 2 years ago