Alternatives and similar repositories for vhdl-style-guide

Users that are interested in vhdl-style-guide are comparing it to the libraries listed below

• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆191Updated 2 years ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆186Updated 3 weeks ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆407Updated this week
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆251Updated last month
• kevinpt / symbolator
  HDL symbol generator
  ☆197Updated 2 years ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆411Updated last month
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆127Updated 5 months ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆163Updated last month
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆150Updated last month
• MJoergen / formal
  Playing around with Formal Verification of Verilog and VHDL
  ☆63Updated 4 years ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 9 months ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆428Updated last week
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆595Updated 3 months ago
• olofk / ipyxact
  Python-based IP-XACT parser
  ☆139Updated last year
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆296Updated last month
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆240Updated last year
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆117Updated last month
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆79Updated last week
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆312Updated last year
• svunit / svunit
  ☆208Updated 8 months ago
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆84Updated last year
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆352Updated last week
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆72Updated last year
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 9 months ago
• fransschreuder / xpm_vhdl
  A translation of the Xilinx XPM library to VHDL for simulation purposes
  ☆57Updated last week
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 9 years ago
• xesscorp / VHDL_Lib
  Library of VHDL components that are useful in larger designs.
  ☆238Updated 2 years ago
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆283Updated 5 years ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆202Updated last year
• raysalemi / Python4RTLVerification
  ☆168Updated 3 years ago