Alternatives and similar repositories for vhdl-style-guide:

Users that are interested in vhdl-style-guide are comparing it to the libraries listed below

• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆183Updated last year
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆148Updated this week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆385Updated 3 weeks ago
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆372Updated this week
• kevinpt / symbolator
  HDL symbol generator
  ☆187Updated 2 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆109Updated this week
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆234Updated this week
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆112Updated last month
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆208Updated 3 months ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆157Updated last month
• rggen / rggen
  Code generation tool for control and status registers
  ☆360Updated this week
• raysalemi / Python4RTLVerification
  ☆130Updated 2 years ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆244Updated last month
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆144Updated this week
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆65Updated 2 weeks ago
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆57Updated 2 months ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆196Updated 3 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆248Updated last week
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆232Updated last year
• lowRISC / style-guides
  lowRISC Style Guides
  ☆388Updated 5 months ago
• fransschreuder / xpm_vhdl
  A translation of the Xilinx XPM library to VHDL for simulation purposes
  ☆52Updated 4 months ago
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 8 years ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools
  ☆159Updated this week
• svunit / svunit
  ☆195Updated 3 weeks ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆73Updated this week
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆288Updated 5 months ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆568Updated 4 years ago
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆275Updated 5 years ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆306Updated this week
• olofk / ipyxact
  Python-based IP-XACT parser
  ☆126Updated 8 months ago