Mirror of william_william/uvm-mcdf on Gitee
☆30Nov 30, 2022Updated 3 years ago
Alternatives and similar repositories for uvm-mcdf
Users that are interested in uvm-mcdf are comparing it to the libraries listed below
Sorting:
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆15Dec 23, 2024Updated last year
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 4 years ago
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- 数字IC秋招项目、手撕代码☆40Apr 22, 2024Updated last year
- course design☆23Feb 28, 2018Updated 8 years ago
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆20Apr 11, 2022Updated 3 years ago
- VIP for AXI Protocol☆164May 24, 2022Updated 3 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- svlib from http://www.verilab.com/resources/svlib/☆24Jun 2, 2020Updated 5 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆31Jul 4, 2024Updated last year
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆60Aug 9, 2020Updated 5 years ago
- Verification IP for AMBA APB Protocol☆35Nov 7, 2023Updated 2 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Nov 29, 2017Updated 8 years ago
- Development of AXI4 Accelerated VIP☆32Apr 3, 2023Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆78Jan 2, 2021Updated 5 years ago
- AMBA AXI VIP☆448Jun 28, 2024Updated last year
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 9 months ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- Must-have verilog systemverilog modules☆37May 1, 2022Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆106Jul 2, 2023Updated 2 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆102Aug 9, 2024Updated last year
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆42Mar 7, 2021Updated 4 years ago
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 4 years ago
- my UVM training projects☆39Mar 14, 2019Updated 6 years ago
- FlappyBird愤怒的小鸟 c++游戏实现 学习代码☆10Nov 16, 2018Updated 7 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 9 months ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- uvm AXI BFM(bus functional model)☆266Jun 23, 2013Updated 12 years ago
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆43Aug 10, 2022Updated 3 years ago
- UART design in SV and verification using UVM and SV☆53Nov 30, 2019Updated 6 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Jan 28, 2019Updated 7 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆16May 9, 2024Updated last year
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- Synchronous FIFO Testbench☆11Apr 17, 2022Updated 3 years ago
- snn implementation for spike-deeplab and spike-fcn☆12Dec 31, 2022Updated 3 years ago