iccircle / gamegirl
fpga based nes box
☆20Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for gamegirl
- turbo 8051☆28Updated 7 years ago
- USB 2.0 Device IP Core☆52Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- fpga based nes box☆28Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆69Updated 7 months ago
- FPGA Technology Exchange Group相关文件管理☆39Updated 11 months ago
- Verilog SPI master and slave☆46Updated 8 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆164Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆67Updated 3 years ago
- QSPI for SoC☆16Updated 5 years ago
- ☆28Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆41Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆76Updated 2 years ago
- I2C controller core☆33Updated last year
- 8051 core☆98Updated 10 years ago
- Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆22Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆185Updated 6 months ago
- Must-have verilog systemverilog modules☆25Updated 2 years ago
- UART 16550 core☆30Updated 10 years ago
- A wonderful graphic library(Littlevgl) in zynq-7020 with an LCD driver☆10Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- configurable cordic core in verilog☆47Updated 10 years ago
- practice configure AHB-Lite bus protocol☆11Updated 5 years ago
- OpenFPGA ICE40UP5K☆31Updated 4 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆12Updated 2 years ago
- Verilog Repository for GIT☆29Updated 3 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆29Updated 3 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆17Updated 11 months ago