iccircle / gamegirl
fpga based nes box
☆18Updated 3 years ago
Related projects: ⓘ
- turbo 8051☆28Updated 7 years ago
- USB 2.0 Device IP Core☆49Updated 6 years ago
- fpga based nes box☆26Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆69Updated 5 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆72Updated last year
- UART 16550 core☆29Updated 10 years ago
- Verilog SPI master and slave☆45Updated 8 years ago
- OpenFPGA ICE40UP5K☆30Updated 4 years ago
- configurable cordic core in verilog☆41Updated 10 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆20Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆66Updated 3 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆72Updated 3 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆161Updated 4 years ago
- Verilog Repository for GIT☆28Updated 3 years ago
- QSPI for SoC☆15Updated 4 years ago
- A wonderful graphic library(Littlevgl) in zynq-7020 with an LCD driver☆10Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆75Updated 4 years ago
- I2C controller core☆30Updated last year
- 8051 core☆92Updated 10 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆40Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆38Updated 9 months ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆28Updated 3 years ago
- Must-have verilog systemverilog modules☆23Updated 2 years ago
- Sata 2 Host Controller for FPGA implementation☆13Updated 6 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆22Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆44Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆57Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆74Updated 4 years ago
- 100 MB/s Ethernet MAC Layer Switch☆13Updated 10 years ago