Alternatives and similar repositories for XT_RISC-V_Soc

Users that are interested in XT_RISC-V_Soc are comparing it to the libraries listed below

• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆62Updated 2 years ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆171Updated 8 months ago
• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆113Updated last year
• Xinyang-ZHANG / RISC_V_RV32I_5stage_pipeline
  5 stage pipeline, single cycle risc-V implementation
  ☆22Updated last year
• DawnCarol / DawnCarol
  ☆194Updated 2 months ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆159Updated 5 months ago
• CutestPanda / Opensoc
  包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
  ☆95Updated last week
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆281Updated last week
• ysyx-ta / ysyx-slides
  ☆29Updated last week
• OSCPU / ysyx-workbench
  ☆151Updated 2 weeks ago
• renyangang / riscv-mcu
  This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…
  ☆65Updated 2 months ago
• ISRC-CAS / riscv-isa-manual-cn
  ☆175Updated last year
• OSCPU / ysyxSoC
  ☆86Updated last month
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆379Updated 2 years ago
• ysyx-ta / ysyx-summer-readings
  ☆66Updated 10 months ago
• redlightASl / Notes
  ☆80Updated this week
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆146Updated 2 years ago
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆24Updated last month
• 1391074994 / Verilog-Hdl-Format
  Verilog Hdl Format
  ☆23Updated last year
• 15947470421 / digital_IC_experiment
  我设计了一些数字集成电路的教学实验，供大家学习~
  ☆26Updated 5 months ago
• OSCPU / yosys-sta
  ☆72Updated 2 months ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆68Updated 2 years ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆131Updated last year
• Azalea8 / riscv_cpu
  riscv指令集，单周期以及五级流水线CPU
  ☆70Updated 5 months ago
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆60Updated 3 years ago
• liuqdev / 8-bits-RISC-CPU-Verilog
  Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
  ☆146Updated 6 years ago
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆152Updated 2 years ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆107Updated 2 years ago
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆29Updated 2 years ago
• RV-BOSC / OpenNoC
  ☆163Updated last month