一个极其简易的RV32I指令集单核MCU，用户级与特权级支持，仅运行机器模式。
☆66Jul 22, 2026Updated 2 weeks ago
Alternatives and similar repositories for XT_RISC-V_Soc
Users that are interested in XT_RISC-V_Soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Jul 29, 2026Updated last week
- ☆18Aug 19, 2024Updated last year
- 复微杯☆18Aug 7, 2024Updated 2 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆34Aug 22, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆26Sep 14, 2024Updated last year
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆17Jun 24, 2021Updated 5 years ago
- ☆42Jul 28, 2025Updated last year
- 对酒当歌晚长亭在B站的 关于Vitis HLS的视频教程的源代码☆25Oct 28, 2025Updated 9 months ago
- 安徽大学文典学院的笔记、经验和学习资料等。☆35Dec 26, 2024Updated last year
- CPU Design Based on RISCV ISA☆142Jun 14, 2024Updated 2 years ago
- Open JTAG project☆13Jul 17, 2014Updated 12 years ago
- riscv指令集，单周期以及五级流水线CPU☆133Jan 6, 2025Updated last year
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆14Aug 1, 2023Updated 3 years ago
- FPGA-based SATA-DMA Host Controller☆34Nov 20, 2025Updated 8 months ago
- 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等☆148Apr 30, 2026Updated 3 months ago
- 莱云 控制面板☆10May 16, 2023Updated 3 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- ☆12Aug 5, 2023Updated 3 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆23Sep 2, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆11Apr 27, 2023Updated 3 years ago
- ☆20Jul 30, 2025Updated last year
- Projects for the Scarab Minispartan6+ FPGA board☆14Jun 20, 2015Updated 11 years ago
- https://caravel-user-project.readthedocs.io☆18Mar 29, 2022Updated 4 years ago
- ☆16May 21, 2026Updated 2 months ago
- ☆31Dec 15, 2021Updated 4 years ago
- ☆11Aug 2, 2024Updated 2 years ago
- Still in development...☆20Feb 26, 2017Updated 9 years ago
- 我设计了一些数字集成电路的教学实验，供大家学习~☆40Jan 23, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated last year
- ☆16May 17, 2024Updated 2 years ago
- A lightweight 3D engine that runs on embedded devices/一个在嵌入式设备上运行的3D引擎☆61Apr 17, 2025Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- ECIR'21: Simplified TinyBERT: Knowledge Distillation for Document Retrieval☆17Apr 25, 2021Updated 5 years ago
- AXI Interconnect☆58Aug 20, 2021Updated 4 years ago