一个极其简易的RV32I指令集单核MCU，用户级与特权级支持，仅运行机器模式。
☆67Aug 28, 2026Updated 3 weeks ago
Alternatives and similar repositories for XT_RISC-V_Soc
Users that are interested in XT_RISC-V_Soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆34Aug 22, 2024Updated 2 years ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆26Sep 14, 2024Updated 2 years ago
- ☆134May 30, 2026Updated 3 months ago
- APB Timer Unit☆14Oct 30, 2025Updated 10 months ago
- 对酒当歌晚长亭在B站的关于Vitis HLS的视频教程的源代码☆26Oct 28, 2025Updated 10 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- OV5640摄像头驱动及TFT屏幕显示☆19Mar 13, 2019Updated 7 years ago
- Google's TRex mini game in Verilog on Xilinx Nexys3 FPGA☆12Mar 27, 2020Updated 6 years ago
- 安徽大学文典学院的笔记、经验和学习资料等。☆35Dec 26, 2024Updated last year
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆28Jun 30, 2025Updated last year
- CPU Design Based on RISCV ISA☆148Jun 14, 2024Updated 2 years ago
- riscv指令集，单周期以及五级流水线CPU☆136Jan 6, 2025Updated last year
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆15Aug 1, 2023Updated 3 years ago
- FPGA-based SATA-DMA Host Controller☆35Nov 20, 2025Updated 10 months ago
- 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等☆151Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- ☆13Aug 5, 2023Updated 3 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆15Aug 26, 2024Updated 2 years ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆23Sep 2, 2023Updated 3 years ago
- SJTU CS2951 Computer Architecture Course Project, A Verilog HDL implemented RISC-V CPU.☆11Jan 15, 2022Updated 4 years ago
- ☆11Apr 27, 2023Updated 3 years ago
- fpga读取摄像头数据上传到上位机，720P@60Hz☆20Mar 15, 2021Updated 5 years ago
- ☆26Jul 30, 2025Updated last year
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Jul 23, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆11Aug 2, 2024Updated 2 years ago
- ☆51Oct 6, 2024Updated last year
- 我设计了一些数字集成电路的教学实验，供大家学习~☆40Jan 23, 2025Updated last year
- A lightweight 3D engine that runs on embedded devices/一个在嵌入式设备上运行的3D引擎☆61Apr 17, 2025Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- ☆17May 21, 2026Updated 3 months ago
- AXI Interconnect☆58Aug 20, 2021Updated 5 years ago
- Library for NRF24L01+ using HAL libraries from STMicroelectronics☆27Sep 10, 2014Updated 12 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆21Apr 7, 2026Updated 5 months ago
- A study about the Generalized Cross-Correlation with Phase Transform algorithm.☆14Nov 23, 2021Updated 4 years ago
- 基于esp32_hid库的游戏手柄☆18Oct 26, 2019Updated 6 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Oct 8, 2019Updated 6 years ago
- 5 stage pipeline, single cycle risc-V implementation☆35Mar 9, 2024Updated 2 years ago
- A minimal flask application to which prompts a user to authorize agains Steam's OpenID Service☆14Jan 19, 2022Updated 4 years ago
- Training with Block Minifloat number representation☆18May 2, 2021Updated 5 years ago