Alternatives and similar repositories for XT_RISC-V_Soc

Users that are interested in XT_RISC-V_Soc are comparing it to the libraries listed below

• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆122Updated last year
• Azalea8 / riscv_cpu
  riscv指令集，单周期以及五级流水线CPU
  ☆87Updated 9 months ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆389Updated 2 years ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆180Updated last year
• Xinyang-ZHANG / RISC_V_RV32I_5stage_pipeline
  5 stage pipeline, single cycle risc-V implementation
  ☆24Updated last year
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆166Updated 3 years ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆161Updated 9 months ago
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆25Updated 4 months ago
• CutestPanda / Opensoc
  包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
  ☆118Updated last week
• OSCPU / ysyx-workbench
  ☆156Updated last week
• DawnCarol / DawnCarol
  ☆208Updated 6 months ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆67Updated 2 years ago
• RV-BOSC / OpenNoC
  ☆197Updated 3 months ago
• OSCPU / yosys-sta
  ☆83Updated 5 months ago
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆32Updated 3 years ago
• OSCPU / ysyxSoC
  ☆87Updated 2 weeks ago
• ysyx-ta / ysyx-summer-readings
  ☆67Updated last year
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆163Updated 3 years ago
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆61Updated 3 years ago
• renyangang / riscv-mcu
  This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…
  ☆71Updated 6 months ago
• ISRC-CAS / riscv-isa-manual-cn
  ☆191Updated 2 weeks ago
• ysyx-ta / ysyx-slides
  ☆31Updated 4 months ago
• leesum1 / ysyx
  一生一芯项目
  ☆16Updated last year
• HonkW93 / automatic-verilog
  automatic-verilog based on vimscript
  ☆272Updated last year
• RongyeL / EasyAXI
  ☆73Updated last month
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆594Updated last year
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆291Updated last month
• Advanced-Microelectronics-Group / OpenC910_Modified
  commit rtl and build cosim env
  ☆36Updated last year
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆309Updated 7 years ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆364Updated 2 years ago