一个极其简易的RV32I指令集单核MCU，用户级与特权级支持，仅运行机器模式。
☆44Feb 8, 2026Updated 3 weeks ago
Alternatives and similar repositories for XT_RISC-V_Soc
Users that are interested in XT_RISC-V_Soc are comparing it to the libraries listed below
Sorting:
- ☆41Apr 28, 2019Updated 6 years ago
- ☆11Aug 5, 2023Updated 2 years ago
- Computational Physics B at USTC, 2024 Fall.☆14Feb 25, 2026Updated last week
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 3 years ago
- 基于pynq-z2的声源定位系统☆14Nov 15, 2020Updated 5 years ago
- A list of articles outside of the official MLIR docs that I've found useful for learning MLIR☆11Aug 16, 2023Updated 2 years ago
- ☆11Aug 2, 2024Updated last year
- Projects for the Scarab Minispartan6+ FPGA board☆14Jun 20, 2015Updated 10 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆15Mar 13, 2022Updated 3 years ago
- Compiler for the E programming language.☆17Dec 29, 2025Updated 2 months ago
- ☆19Aug 11, 2022Updated 3 years ago
- ECIR'21: Simplified TinyBERT: Knowledge Distillation for Document Retrieval☆17Apr 25, 2021Updated 4 years ago
- 自动拦截Netkeeper账号密码并拨号，实现路由器共享WiFi功能☆13Jun 8, 2020Updated 5 years ago
- ☆17Dec 3, 2022Updated 3 years ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆24May 18, 2018Updated 7 years ago
- FIR filter implementation☆29Mar 19, 2020Updated 5 years ago
- 基于STM32HAL库写的常用芯片、设备驱动库☆29Oct 25, 2020Updated 5 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆29Jul 29, 2020Updated 5 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Mar 26, 2020Updated 5 years ago
- CAN FD IP Core in VHDL☆40Feb 2, 2026Updated last month
- Kerman 同学的 KiCad 教程大作，集成电路测试 LoadBoard 设计指南☆36Sep 19, 2024Updated last year
- ACM TODAES Best Paper Award, 2022☆32Oct 24, 2023Updated 2 years ago
- [ICLR 2021 Spotlight] "CPT: Efficient Deep Neural Network Training via Cyclic Precision" by Yonggan Fu, Han Guo, Meng Li, Xin Yang, Yinin…☆31Mar 2, 2024Updated 2 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- NUDT 高级体系结构实验☆35Sep 21, 2024Updated last year
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31May 1, 2019Updated 6 years ago
- ☆35Dec 22, 2025Updated 2 months ago
- My Arch GNU/Linux☆195Feb 28, 2026Updated last week
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- The official, proof-of-concept C++ implementation of PocketNN.☆36Sep 26, 2025Updated 5 months ago
- Eyeriss chip simulator☆39Mar 6, 2020Updated 6 years ago
- Hardware design with Chisel☆35Feb 9, 2023Updated 3 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Aug 11, 2020Updated 5 years ago
- Official PyTorch implementation of LilNetX: Lightweight Networks with EXtreme Model Compression and Structured Sparsification☆47May 30, 2022Updated 3 years ago
- ☆45Oct 6, 2024Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Jan 31, 2022Updated 4 years ago
- ☆46Jul 20, 2019Updated 6 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago